1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
/*
* linux/include/asm-arm/arch-rpc/hardware.h
*
* Copyright (C) 1996 Russell King.
*
* This file contains the hardware definitions of the RiscPC series machines.
*/
#ifndef __ASM_ARCH_HARDWARE_H
#define __ASM_ARCH_HARDWARE_H
/*
* What hardware must be present
*/
#define HAS_IOMD
#define HAS_PCIO
#define HAS_VIDC20
/*
* Optional hardware
*/
#define HAS_EXPMASK
/*
* Physical definitions
*/
#define RAM_START 0x10000000
#define IO_START 0x03000000
#define SCREEN_START 0x02000000 /* VRAM */
#ifndef __ASSEMBLER__
/*
* for use with inb/outb
*/
#define VIDC_AUDIO_BASE 0x80140000
#define VIDC_BASE 0x80100000
#define IOCEC4IO_BASE 0x8009c000
#define IOCECIO_BASE 0x80090000
#define IOMD_BASE 0x80080000
#define MEMCEC8IO_BASE 0x8000ac00
#define MEMCECIO_BASE 0x80000000
/*
* IO definitions
*/
#define EXPMASK_BASE ((volatile unsigned char *)0xe0360000)
#define IOEB_BASE ((volatile unsigned char *)0xe0350050)
#define IOC_BASE ((volatile unsigned char *)0xe0200000)
#define PCIO_FLOPPYDMABASE ((volatile unsigned char *)0xe002a000)
#define PCIO_BASE 0xe0010000
/*
* Mapping areas
*/
#define IO_END 0xe1000000
#define IO_BASE 0xe0000000
#define IO_SIZE (IO_END - IO_BASE)
/*
* Screen mapping information
*/
#define SCREEN2_END 0xe0000000
#define SCREEN2_BASE 0xd8000000
#define SCREEN1_END SCREEN2_BASE
#define SCREEN1_BASE 0xd0000000
/*
* Offsets from RAM base
*/
#define PARAMS_OFFSET 0x0100
#define KERNEL_OFFSET 0x8000
/*
* RAM definitions
*/
#define MAPTOPHYS(x) (x)
#define KERNTOPHYS(x) ((unsigned long)(&x))
#define GET_MEMORY_END(p) (PAGE_OFFSET + p->u1.s.page_size * \
(p->u1.s.pages_in_bank[0] + \
p->u1.s.pages_in_bank[1] + \
p->u1.s.pages_in_bank[2] + \
p->u1.s.pages_in_bank[3]))
#define KERNEL_BASE (PAGE_OFFSET + KERNEL_OFFSET)
#define PARAMS_BASE (PAGE_OFFSET + PARAMS_OFFSET)
#define Z_PARAMS_BASE (RAM_START + PARAMS_OFFSET)
#define SAFE_ADDR 0x00000000 /* ROM */
#else
#define VIDC_SND_BASE 0xe0500000
#define VIDC_BASE 0xe0400000
#define IOMD_BASE 0xe0200000
#define IOC_BASE 0xe0200000
#define PCIO_FLOPPYDMABASE 0xe002a000
#define PCIO_BASE 0xe0010000
#define IO_BASE 0xe0000000
#endif
#endif
|
