1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/*
* linux/include/asm-arm/proc-armv/io.h
*/
/*
* The caches on some architectures aren't dma-coherent and have need to
* handle this in software. There are two types of operations that
* can be applied to dma buffers.
*
* - dma_cache_wback_inv(start, size) makes caches and RAM coherent by
* writing the content of the caches back to memory, if necessary.
* The function also invalidates the affected part of the caches as
* necessary before DMA transfers from outside to memory.
* - dma_cache_inv(start, size) invalidates the affected parts of the
* caches. Dirty lines of the caches may be written back or simply
* be discarded. This operation is necessary before dma operations
* to the memory.
* - dma_cache_wback(start, size) writes back any dirty lines but does
* not invalidate the cache. This can be used before DMA reads from
* memory,
*/
#include <asm/proc-fns.h>
#define dma_cache_inv(_start,_size) \
do { \
processor.u.armv3v4._cache_purge_area(_start,(_start+_size)); \
} while (0)
#define dma_cache_wback(_start,_size) \
do { \
processor.u.armv3v4._cache_wback_area(_start,(_start+_size)); \
} while (0)
#define dma_cache_wback_inv(_start,_size) \
do { \
processor.u.armv3v4._flush_cache_area(_start,(_start+_size),0); \
} while (0)
|
