File: lvs_test2b_au.lvsdb.1

package info (click to toggle)
klayout 0.30.0-1
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 292,204 kB
  • sloc: cpp: 2,068,428; ruby: 47,823; xml: 26,924; python: 14,404; sh: 1,812; tcl: 212; perl: 170; makefile: 112; ansic: 42
file content (677 lines) | stat: -rw-r--r-- 13,582 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
#%lvsdb-klayout

# Layout
layout(
 top(RINGO)
 unit(0.001)

 # Layer section
 # This section lists the mask layers (drawing or derived) and their connections.

 # Mask layers
 layer(bulk)
 layer(nwell '1/0')
 layer(poly '3/0')
 layer(poly_lbl '3/1')
 layer(diff_cont '4/0')
 layer(poly_cont '5/0')
 layer(metal1 '6/0')
 layer(metal1_lbl '6/1')
 layer(via1 '7/0')
 layer(metal2 '8/0')
 layer(metal2_lbl '8/1')
 layer(ntie)
 layer(psd)
 layer(ptie)
 layer(nsd)

 # Mask layer connectivity
 connect(nwell nwell ntie)
 connect(poly poly poly_lbl poly_cont)
 connect(poly_lbl poly)
 connect(diff_cont diff_cont metal1 ntie psd ptie nsd)
 connect(poly_cont poly poly_cont metal1)
 connect(metal1 diff_cont poly_cont metal1 metal1_lbl via1)
 connect(metal1_lbl metal1)
 connect(via1 metal1 via1 metal2)
 connect(metal2 via1 metal2 metal2_lbl)
 connect(metal2_lbl metal2)
 connect(ntie nwell diff_cont ntie)
 connect(psd diff_cont psd)
 connect(ptie diff_cont ptie)
 connect(nsd diff_cont nsd)

 # Global nets and connectivity
 global(bulk BULK)
 global(ptie BULK)

 # Device class section
 class(PMOS MOS4)
 class(NMOS MOS4)

 # Device abstracts section
 # Device abstracts list the pin shapes of the devices.
 device(D$PMOS PMOS
  terminal(S
   rect(psd (-650 -875) (525 1750))
  )
  terminal(G
   rect(poly (-125 -875) (250 1750))
  )
  terminal(D
   rect(psd (125 -875) (550 1750))
  )
  terminal(B
   rect(nwell (-125 -875) (250 1750))
  )
 )
 device(D$PMOS$1 PMOS
  terminal(S
   rect(psd (-675 -875) (550 1750))
  )
  terminal(G
   rect(poly (-125 -875) (250 1750))
  )
  terminal(D
   rect(psd (125 -875) (525 1750))
  )
  terminal(B
   rect(nwell (-125 -875) (250 1750))
  )
 )
 device(D$NMOS NMOS
  terminal(S
   rect(nsd (-650 -875) (525 1750))
  )
  terminal(G
   rect(poly (-125 -875) (250 1750))
  )
  terminal(D
   rect(nsd (125 -875) (550 1750))
  )
  terminal(B
   rect(bulk (-125 -875) (250 1750))
  )
 )
 device(D$NMOS$1 NMOS
  terminal(S
   rect(nsd (-675 -875) (550 1750))
  )
  terminal(G
   rect(poly (-125 -875) (250 1750))
  )
  terminal(D
   rect(nsd (125 -875) (525 1750))
  )
  terminal(B
   rect(bulk (-125 -875) (250 1750))
  )
 )

 # Circuit section
 # Circuits are the hierarchical building blocks of the netlist.
 circuit(INV2

  # Circuit boundary
  rect((-1700 -2440) (3100 7820))

  # Nets with their geometries
  net(1
   rect(nwell (-1400 1800) (2800 3580))
   rect(diff_cont (-1510 -650) (220 220))
   rect(ntie (-510 -450) (800 680))
  )
  net(2 name(IN)
   rect(poly (-525 -250) (250 2500))
   rect(poly (-1425 -630) (2100 360))
   rect(poly (-125 -2230) (250 2500))
   rect(poly (-1050 -3850) (250 2400))
   rect(poly (550 1200) (250 2400))
   rect(poly (-250 -6000) (250 2400))
   rect(poly (-1050 1200) (250 2400))
   rect(poly_lbl (-525 -2600) (0 0))
   rect(poly_cont (-830 -110) (220 220))
  )
  net(3 name(OUT)
   rect(diff_cont (-910 90) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (1380 3380) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 -3820) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-1820 3380) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(metal1 (1310 -3710) (360 2220))
   rect(metal1 (-1900 -800) (2220 360))
   rect(metal1 (-2280 -2400) (360 2840))
   rect(metal1 (-360 -3600) (360 1560))
   rect(metal1 (1240 2040) (360 1560))
   rect(metal1 (-360 -5160) (360 1560))
   rect(metal1 (-1960 2040) (360 1560))
   rect(metal1_lbl (1420 -2180) (0 0))
   rect(psd (-275 525) (525 1750))
   rect(psd (-2100 -1750) (525 1750))
   rect(nsd (1050 -5350) (525 1750))
   rect(nsd (-2100 -1750) (525 1750))
  )
  net(4 name(VSS)
   rect(diff_cont (-110 90) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 980) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(diff_cont (-220 -620) (220 220))
   rect(metal1 (-290 -290) (360 1560))
   rect(metal1 (-360 -1560) (360 1560))
   rect(via1 (-305 -705) (250 250))
   rect(via1 (-250 150) (250 250))
   rect(via1 (-250 -1450) (250 250))
   rect(via1 (-250 150) (250 250))
   rect(metal2 (-1525 -775) (2800 1700))
   rect(metal2_lbl (-160 -540) (0 0))
   rect(nsd (-1515 -1185) (550 1750))
  )
  net(5 name(VDD)
   rect(diff_cont (-110 2490) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 -1420) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(diff_cont (-220 180) (220 220))
   rect(metal1 (-290 -1490) (360 1560))
   rect(metal1 (-360 -1560) (360 1560))
   rect(via1 (-305 -1505) (250 250))
   rect(via1 (-250 150) (250 250))
   rect(via1 (-250 150) (250 250))
   rect(via1 (-250 150) (250 250))
   rect(metal2 (-1525 -1575) (2800 1700))
   rect(metal2_lbl (-150 -1250) (0 0))
   rect(psd (-1525 -475) (550 1750))
  )
  net(6 name(BULK)
   rect(diff_cont (-110 -2160) (220 220))
   rect(ptie (-510 -450) (800 680))
  )

  # Outgoing pins and their connections to nets
  pin(1)
  pin(2 name(IN))
  pin(3 name(OUT))
  pin(4 name(VSS))
  pin(5 name(VDD))
  pin(6 name(BULK))

  # Devices and their connections
  device(1 D$PMOS
   device(D$PMOS$1 location(800 0))
   connect(0 S S)
   connect(1 S D)
   connect(0 G G)
   connect(1 G G)
   connect(0 D D)
   connect(1 D S)
   connect(0 B B)
   connect(1 B B)
   location(-400 3200)
   param(L 0.25)
   param(W 3.5)
   param(AS 1.4)
   param(AD 1.4)
   param(PS 6.85)
   param(PD 6.85)
   terminal(S 3)
   terminal(G 2)
   terminal(D 5)
   terminal(B 1)
  )
  device(2 D$NMOS
   device(D$NMOS$1 location(800 0))
   connect(0 S S)
   connect(1 S D)
   connect(0 G G)
   connect(1 G G)
   connect(0 D D)
   connect(1 D S)
   connect(0 B B)
   connect(1 B B)
   location(-400 -400)
   param(L 0.25)
   param(W 3.5)
   param(AS 1.4)
   param(AD 1.4)
   param(PS 6.85)
   param(PD 6.85)
   terminal(S 3)
   terminal(G 2)
   terminal(D 4)
   terminal(B 6)
  )

 )
 circuit(INV2PAIR

  # Circuit boundary
  rect((0 -1640) (5740 7820))

  # Nets with their geometries
  net(1 name(BULK))
  net(2)
  net(3)
  net(4)
  net(5)
  net(6)
  net(7)

  # Outgoing pins and their connections to nets
  pin(1 name(BULK))
  pin(2)
  pin(3)
  pin(4)
  pin(5)
  pin(6)
  pin(7)

  # Subcircuits and their connections
  circuit(1 INV2 location(1700 800)
   pin(0 7)
   pin(1 5)
   pin(2 4)
   pin(3 3)
   pin(4 2)
   pin(5 1)
  )
  circuit(2 INV2 location(4340 800)
   pin(0 7)
   pin(1 4)
   pin(2 6)
   pin(3 3)
   pin(4 2)
   pin(5 1)
  )

 )
 circuit(RINGO

  # Circuit boundary
  rect((-1720 -2440) (26880 7820))

  # Nets with their geometries
  net(1 name(FB)
   rect(metal1 (-1700 1620) (360 360))
   rect(via1 (-305 -305) (250 250))
   rect(via1 (23190 -250) (250 250))
   rect(metal2 (-23765 -325) (23840 400))
   rect(metal2_lbl (-22120 -200) (0 0))
  )
  net(2 name(OSC)
   rect(via1 (24435 1675) (250 250))
   rect(metal2 (-325 -325) (400 400))
   rect(metal2_lbl (-200 -200) (0 0))
  )
  net(3 name(VDD)
   rect(metal1 (-180 3900) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal2_lbl (-23940 -2220) (0 0))
  )
  net(4 name(VSS)
   rect(metal1 (-180 -2220) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal1 (2280 -1120) (360 1120))
   rect(metal2_lbl (-23940 1100) (0 0))
  )
  net(5)
  net(6)
  net(7)
  net(8)
  net(9)
  net(10)
  net(11)
  net(12)

  # Outgoing pins and their connections to nets
  pin(1 name(FB))
  pin(2 name(OSC))
  pin(3 name(VDD))
  pin(4 name(VSS))

  # Subcircuits and their connections
  circuit(1 INV2PAIR location(19420 -800)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 1)
   pin(4 10)
   pin(5 2)
   pin(6 3)
  )
  circuit(2 INV2PAIR location(-1700 -800)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 8)
   pin(4 1)
   pin(5 9)
   pin(6 3)
  )
  circuit(3 INV2PAIR location(3580 -800)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 7)
   pin(4 9)
   pin(5 12)
   pin(6 3)
  )
  circuit(4 INV2PAIR location(8860 -800)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 6)
   pin(4 12)
   pin(5 11)
   pin(6 3)
  )
  circuit(5 INV2PAIR location(14140 -800)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 5)
   pin(4 11)
   pin(5 10)
   pin(6 3)
  )

 )
)

# Reference netlist
reference(

 # Device class section
 class(PMOS MOS4)
 class(NMOS MOS4)

 # Circuit section
 # Circuits are the hierarchical building blocks of the netlist.
 circuit(INV2

  # Nets
  net(1 name('1'))
  net(2 name('2'))
  net(3 name('3'))
  net(4 name('4'))
  net(5 name('5'))
  net(6 name('6'))

  # Outgoing pins and their connections to nets
  pin(1 name('1'))
  pin(2 name('2'))
  pin(3 name('3'))
  pin(4 name('4'))
  pin(5 name('5'))
  pin(6 name('6'))

  # Devices and their connections
  device(1 PMOS
   name($1)
   param(L 0.25)
   param(W 3.5)
   param(AS 1.4)
   param(AD 1.4)
   param(PS 6.85)
   param(PD 6.85)
   terminal(S 5)
   terminal(G 2)
   terminal(D 3)
   terminal(B 1)
  )
  device(2 NMOS
   name($3)
   param(L 0.25)
   param(W 3.5)
   param(AS 1.4)
   param(AD 1.4)
   param(PS 6.85)
   param(PD 6.85)
   terminal(S 4)
   terminal(G 2)
   terminal(D 3)
   terminal(B 6)
  )

 )
 circuit(INV2PAIR

  # Nets
  net(1 name('1'))
  net(2 name('2'))
  net(3 name('3'))
  net(4 name('4'))
  net(5 name('5'))
  net(6 name('6'))
  net(7 name('7'))

  # Outgoing pins and their connections to nets
  pin(1 name('1'))
  pin(2 name('2'))
  pin(3 name('3'))
  pin(4 name('4'))
  pin(5 name('5'))
  pin(6 name('6'))
  pin(7 name('7'))

  # Subcircuits and their connections
  circuit(1 INV2 name($2)
   pin(0 7)
   pin(1 4)
   pin(2 6)
   pin(3 3)
   pin(4 2)
   pin(5 1)
  )

 )
 circuit(INV2PAIRX

  # Nets
  net(1 name('1'))
  net(2 name('2'))
  net(3 name('3'))
  net(4 name('4'))
  net(5 name('5'))
  net(6 name('6'))
  net(7 name('7'))

  # Outgoing pins and their connections to nets
  pin(1 name('1'))
  pin(2 name('2'))
  pin(3 name('3'))
  pin(4 name('4'))
  pin(5 name('5'))
  pin(6 name('6'))
  pin(7 name('7'))

  # Subcircuits and their connections
  circuit(1 INV2 name($2)
   pin(0 7)
   pin(1 4)
   pin(2 6)
   pin(3 3)
   pin(4 2)
   pin(5 1)
  )

 )
 circuit(RINGO

  # Nets
  net(1 name('1'))
  net(2 name('2'))
  net(3 name('3'))
  net(4 name('4'))
  net(5 name('6'))
  net(6 name('5'))
  net(7 name('101'))
  net(8 name('8'))
  net(9 name('102'))
  net(10 name('7'))
  net(11 name('103'))

  # Outgoing pins and their connections to nets
  pin(1 name('1'))
  pin(2 name('2'))
  pin(3 name('3'))
  pin(4 name('4'))

  # Subcircuits and their connections
  circuit(1 INV2PAIR name($1)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 1)
   pin(4 5)
   pin(5 2)
   pin(6 3)
  )
  circuit(2 INV2PAIR name($2)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 1)
   pin(4 1)
   pin(5 6)
   pin(6 3)
  )
  circuit(3 INV2PAIR name($3)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 7)
   pin(4 6)
   pin(5 8)
   pin(6 3)
  )
  circuit(4 INV2PAIR name($4)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 9)
   pin(4 8)
   pin(5 10)
   pin(6 3)
  )
  circuit(5 INV2PAIR name($5)
   pin(0 4)
   pin(1 3)
   pin(2 4)
   pin(3 11)
   pin(4 10)
   pin(5 5)
   pin(6 3)
  )

 )
)

# Cross reference
xref(
 circuit(() INV2PAIRX mismatch
  xref(
  )
 )
 circuit(INV2 INV2 match
  xref(
   net(1 1 match)
   net(6 6 match)
   net(2 2 match)
   net(3 3 match)
   net(5 5 match)
   net(4 4 match)
   pin(0 0 match)
   pin(5 5 match)
   pin(1 1 match)
   pin(2 2 match)
   pin(4 4 match)
   pin(3 3 match)
   device(2 2 match)
   device(1 1 match)
  )
 )
 circuit(INV2PAIR INV2PAIR nomatch
  xref(
   net(2 2 mismatch)
   net(3 3 mismatch)
   net(4 4 mismatch)
   net(5 5 mismatch)
   net(6 6 match)
   net(7 7 mismatch)
   net(1 1 mismatch)
   pin(1 1 match)
   pin(2 2 match)
   pin(3 3 match)
   pin(4 4 match)
   pin(5 5 match)
   pin(6 6 match)
   pin(0 0 match)
   circuit(1 () mismatch)
   circuit(2 1 match)
  )
 )
 circuit(RINGO RINGO nomatch
  log(
   entry(error description('Net $I22 is not matching any net from reference netlist'))
   entry(error description('Net FB is not matching any net from reference netlist'))
  )
  xref(
   net(8 () mismatch)
   net(7 7 match)
   net(6 9 match)
   net(5 11 match)
   net(9 6 match)
   net(10 5 match)
   net(11 10 match)
   net(12 8 match)
   net(1 1 mismatch)
   net(2 2 match)
   net(3 3 match)
   net(4 4 match)
   pin(0 0 match)
   pin(1 1 match)
   pin(2 2 match)
   pin(3 3 match)
   circuit(() 2 mismatch)
   circuit(2 () mismatch)
   circuit(1 1 match)
   circuit(3 3 match)
   circuit(4 4 match)
   circuit(5 5 match)
  )
 )
)