1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
#%lvsdb-klayout
# Layout
layout(
top(empty_subcells)
unit(1)
# Layer section
# This section lists the mask layers (drawing or derived) and their connections.
# Mask layers
layer(l1 '1/0')
layer(l2 '2/0')
layer(l3 '3/0')
layer(l4 '254/0')
# Mask layer connectivity
connect(l1 l1 l2)
connect(l2 l1 l2 l3)
connect(l3 l2 l3 l4)
connect(l4 l3)
# Circuit section
# Circuits are the hierarchical building blocks of the netlist.
circuit(blockA
# Circuit boundary
rect((100 10) (30 80))
# Nets with their geometries
net(1 name(A)
rect(l3 (100 60) (30 30))
text(l4 A (-10 -10))
)
net(2 name(B)
rect(l3 (100 10) (30 30))
text(l4 B (-10 -10))
)
# Outgoing pins and their connections to nets
pin(1 name(A))
pin(2 name(B))
)
circuit(blockB
# Circuit boundary
rect((100 10) (30 80))
# Nets with their geometries
net(1 name(V)
rect(l3 (100 60) (30 30))
text(l4 V (-10 -10))
)
net(2 name(W)
rect(l3 (100 10) (30 30))
text(l4 W (-10 -10))
)
# Outgoing pins and their connections to nets
pin(1 name(V))
pin(2 name(W))
)
circuit(empty_subcells
# Circuit boundary
rect((100 10) (340 80))
# Nets with their geometries
net(1
rect(l1 (180 60) (90 30))
rect(l2 (-160 -20) (90 10))
rect(l2 (40 -10) (180 10))
)
net(2
rect(l1 (180 10) (90 30))
rect(l2 (-160 -20) (90 10))
rect(l2 (40 -10) (180 10))
)
# Subcircuits and their connections
circuit(1 blockB location(0 0)
pin(0 1)
pin(1 2)
)
circuit(2 blockA location(310 0)
pin(0 1)
pin(1 2)
)
)
)
# Reference netlist
reference(
# Circuit section
# Circuits are the hierarchical building blocks of the netlist.
circuit(BLOCKA
# Nets
net(1 name(A))
net(2 name(B))
# Outgoing pins and their connections to nets
pin(1 name(A))
pin(2 name(B))
)
circuit(BLOCKB
# Nets
net(1 name(V))
net(2 name(W))
# Outgoing pins and their connections to nets
pin(1 name(V))
pin(2 name(W))
)
circuit(EMPTY_SUBCELLS
# Nets
net(1 name(E))
net(2 name(F))
# Subcircuits and their connections
circuit(1 BLOCKA name('1')
pin(0 1)
pin(1 2)
)
circuit(2 BLOCKB name('2')
pin(0 1)
pin(1 2)
)
)
)
# Cross reference
xref(
circuit(blockA BLOCKA match
xref(
net(1 1 match)
net(2 2 match)
pin(0 0 match)
pin(1 1 match)
)
)
circuit(blockB BLOCKB match
xref(
net(1 1 match)
net(2 2 match)
pin(0 0 match)
pin(1 1 match)
)
)
circuit(empty_subcells EMPTY_SUBCELLS match
xref(
net(1 1 match)
net(2 2 match)
circuit(2 1 match)
circuit(1 2 match)
)
)
)
|
