1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 7307 7308 7309 7310 7311 7312 7313 7314 7315 7316 7317 7318 7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331 7332 7333 7334 7335 7336 7337 7338 7339 7340 7341 7342 7343 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353 7354 7355 7356 7357 7358 7359 7360 7361 7362 7363 7364 7365 7366 7367 7368 7369 7370 7371 7372 7373 7374 7375 7376 7377 7378 7379 7380 7381 7382 7383 7384 7385 7386 7387 7388 7389 7390 7391 7392 7393 7394 7395 7396 7397 7398 7399 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426 7427 7428 7429 7430 7431 7432 7433 7434 7435 7436 7437 7438 7439 7440 7441 7442 7443 7444 7445 7446 7447 7448 7449 7450 7451 7452 7453 7454 7455 7456 7457 7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470 7471 7472 7473 7474 7475 7476 7477 7478 7479 7480 7481 7482 7483 7484 7485 7486 7487 7488 7489 7490 7491 7492 7493 7494 7495 7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512 7513 7514 7515 7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533 7534 7535 7536 7537 7538 7539 7540 7541 7542 7543 7544 7545 7546 7547 7548 7549 7550 7551 7552 7553 7554 7555 7556 7557 7558 7559 7560 7561 7562 7563 7564 7565 7566 7567 7568 7569 7570 7571 7572 7573 7574 7575 7576 7577 7578 7579 7580 7581 7582 7583 7584 7585 7586 7587 7588 7589 7590 7591 7592 7593 7594 7595 7596 7597 7598 7599 7600 7601 7602 7603 7604 7605 7606 7607 7608 7609 7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623 7624 7625 7626 7627 7628 7629 7630 7631 7632 7633 7634 7635 7636 7637 7638 7639 7640 7641 7642 7643 7644 7645 7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659 7660 7661 7662 7663 7664 7665 7666 7667 7668 7669 7670 7671 7672 7673 7674 7675 7676 7677 7678 7679 7680 7681 7682 7683 7684 7685 7686 7687 7688 7689 7690 7691 7692 7693 7694 7695 7696 7697 7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708 7709 7710 7711 7712 7713 7714 7715 7716 7717 7718 7719 7720 7721 7722 7723 7724 7725 7726 7727 7728 7729 7730 7731 7732 7733 7734 7735 7736 7737 7738 7739 7740 7741 7742 7743 7744 7745 7746 7747 7748 7749 7750 7751 7752 7753 7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764 7765 7766 7767 7768 7769 7770 7771 7772 7773 7774 7775 7776 7777 7778 7779 7780 7781 7782 7783 7784 7785 7786 7787 7788 7789 7790 7791 7792 7793 7794 7795 7796 7797 7798 7799 7800 7801 7802 7803 7804 7805 7806 7807 7808 7809 7810 7811 7812 7813 7814 7815 7816 7817 7818 7819 7820 7821 7822 7823 7824 7825 7826 7827 7828 7829 7830 7831 7832 7833 7834 7835 7836 7837 7838 7839 7840 7841 7842 7843 7844 7845 7846 7847 7848 7849 7850 7851 7852 7853 7854 7855 7856 7857 7858 7859 7860 7861 7862 7863 7864 7865 7866 7867 7868 7869 7870 7871 7872 7873 7874 7875 7876 7877 7878 7879 7880 7881 7882 7883 7884 7885 7886 7887 7888 7889 7890 7891 7892 7893 7894 7895 7896 7897 7898 7899 7900 7901 7902 7903 7904 7905 7906 7907 7908 7909 7910 7911 7912 7913 7914 7915 7916 7917 7918 7919 7920 7921 7922 7923 7924 7925 7926 7927 7928 7929 7930 7931 7932 7933 7934 7935 7936 7937 7938 7939 7940 7941 7942 7943 7944 7945 7946 7947 7948 7949 7950 7951 7952 7953 7954 7955 7956 7957 7958 7959 7960 7961 7962 7963 7964 7965 7966 7967 7968 7969 7970 7971 7972 7973 7974 7975 7976 7977 7978 7979 7980 7981 7982 7983 7984 7985 7986 7987 7988 7989 7990 7991 7992 7993 7994 7995 7996 7997 7998 7999 8000 8001 8002 8003 8004 8005 8006 8007 8008 8009 8010 8011 8012 8013 8014 8015 8016 8017 8018 8019 8020 8021 8022 8023 8024 8025 8026 8027 8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043 8044 8045 8046 8047 8048 8049 8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061 8062 8063 8064 8065 8066 8067 8068 8069 8070 8071 8072 8073 8074 8075 8076 8077 8078 8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089 8090 8091 8092 8093 8094 8095 8096 8097 8098 8099 8100 8101 8102 8103 8104 8105 8106 8107 8108 8109 8110 8111 8112 8113 8114 8115 8116 8117 8118 8119 8120 8121 8122 8123 8124 8125 8126 8127 8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141 8142 8143 8144 8145 8146 8147 8148 8149 8150 8151 8152 8153 8154 8155 8156 8157 8158 8159 8160 8161 8162 8163 8164 8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 8184 8185 8186 8187 8188 8189 8190 8191 8192 8193 8194 8195 8196 8197 8198 8199 8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230 8231 8232 8233 8234 8235 8236 8237 8238 8239 8240 8241 8242 8243 8244 8245 8246 8247 8248 8249 8250 8251 8252 8253 8254 8255 8256 8257 8258 8259 8260 8261 8262 8263 8264 8265 8266 8267 8268 8269 8270 8271 8272 8273 8274 8275 8276 8277 8278 8279 8280 8281 8282 8283 8284 8285 8286 8287 8288 8289 8290 8291 8292 8293 8294 8295 8296 8297 8298 8299 8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311 8312 8313 8314 8315 8316 8317 8318 8319 8320 8321 8322 8323 8324 8325 8326 8327 8328 8329 8330 8331 8332 8333 8334 8335 8336 8337 8338 8339 8340 8341 8342 8343 8344 8345 8346 8347 8348 8349 8350 8351 8352 8353 8354 8355 8356 8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370 8371 8372 8373 8374 8375 8376 8377 8378 8379 8380 8381 8382 8383 8384 8385 8386 8387 8388 8389 8390 8391 8392 8393 8394 8395 8396 8397 8398 8399 8400 8401 8402 8403 8404 8405 8406 8407 8408 8409 8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420 8421 8422 8423 8424 8425 8426 8427 8428 8429 8430 8431 8432 8433 8434 8435 8436 8437 8438 8439 8440 8441 8442 8443 8444 8445 8446 8447 8448 8449 8450 8451 8452 8453 8454 8455 8456 8457 8458 8459 8460 8461 8462 8463 8464 8465 8466 8467 8468 8469 8470 8471 8472 8473 8474 8475 8476 8477 8478 8479 8480 8481 8482 8483 8484 8485 8486 8487 8488 8489 8490 8491 8492 8493 8494 8495 8496 8497 8498 8499 8500 8501 8502 8503 8504 8505 8506 8507 8508 8509 8510 8511 8512 8513 8514 8515 8516 8517 8518 8519 8520 8521 8522 8523 8524 8525 8526 8527 8528 8529 8530 8531 8532 8533 8534 8535 8536 8537 8538 8539 8540 8541 8542 8543 8544 8545 8546 8547 8548 8549 8550 8551 8552 8553 8554 8555 8556 8557 8558 8559 8560 8561 8562 8563 8564 8565 8566 8567 8568 8569 8570 8571 8572 8573 8574 8575 8576 8577 8578 8579 8580 8581 8582 8583 8584 8585 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595 8596 8597 8598 8599 8600 8601 8602 8603 8604 8605 8606 8607 8608 8609 8610 8611 8612 8613 8614 8615 8616 8617 8618 8619 8620 8621 8622 8623 8624 8625 8626 8627 8628 8629 8630 8631 8632 8633 8634 8635 8636 8637 8638 8639 8640 8641 8642 8643 8644 8645 8646 8647 8648 8649 8650 8651 8652 8653 8654 8655 8656 8657 8658 8659 8660 8661 8662 8663 8664 8665 8666 8667 8668 8669 8670 8671 8672 8673 8674 8675 8676 8677 8678 8679 8680 8681 8682 8683 8684 8685 8686 8687 8688 8689 8690 8691 8692 8693 8694 8695 8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708 8709 8710 8711 8712 8713 8714 8715 8716 8717 8718 8719 8720 8721 8722 8723 8724 8725 8726 8727 8728 8729 8730 8731 8732 8733 8734 8735 8736 8737 8738 8739 8740 8741 8742 8743 8744 8745 8746 8747 8748 8749 8750 8751 8752 8753 8754 8755 8756 8757 8758 8759 8760 8761 8762 8763 8764 8765 8766 8767 8768 8769 8770 8771 8772 8773 8774 8775 8776 8777 8778 8779 8780 8781 8782 8783 8784 8785 8786 8787 8788 8789 8790 8791 8792 8793 8794 8795 8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808 8809 8810 8811 8812 8813 8814 8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832 8833 8834 8835 8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8848 8849 8850 8851 8852 8853 8854 8855 8856 8857 8858 8859 8860 8861 8862 8863 8864 8865 8866 8867 8868 8869 8870 8871 8872 8873 8874 8875 8876 8877 8878 8879 8880 8881 8882 8883 8884 8885 8886 8887 8888 8889 8890 8891 8892 8893 8894 8895 8896 8897 8898 8899 8900 8901 8902 8903 8904 8905 8906 8907 8908 8909 8910 8911 8912 8913 8914 8915 8916 8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8930 8931 8932 8933 8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945 8946 8947 8948 8949 8950 8951 8952 8953 8954 8955 8956 8957 8958 8959 8960 8961 8962 8963 8964 8965 8966 8967 8968 8969 8970 8971 8972 8973 8974 8975 8976 8977 8978 8979 8980 8981 8982 8983 8984 8985 8986 8987 8988 8989 8990 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 9001 9002 9003 9004 9005 9006 9007 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 9018 9019 9020 9021 9022 9023 9024 9025 9026 9027 9028 9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054 9055 9056 9057 9058 9059 9060 9061 9062 9063 9064 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 9082 9083 9084 9085 9086 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 9097 9098 9099 9100 9101 9102 9103 9104 9105 9106 9107 9108 9109 9110 9111 9112 9113 9114 9115 9116 9117 9118 9119 9120 9121 9122 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 9133 9134 9135 9136 9137 9138 9139 9140 9141 9142 9143 9144 9145 9146 9147 9148 9149 9150 9151 9152 9153 9154 9155 9156 9157 9158 9159 9160 9161 9162 9163 9164 9165 9166 9167 9168 9169 9170 9171 9172 9173 9174 9175 9176 9177 9178 9179 9180 9181 9182 9183 9184 9185 9186 9187 9188 9189 9190 9191 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 9207 9208 9209 9210 9211 9212 9213 9214 9215 9216 9217 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 9228 9229 9230 9231 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 9242 9243 9244 9245 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 9256 9257 9258 9259 9260 9261 9262 9263 9264 9265 9266 9267 9268 9269 9270 9271 9272 9273 9274 9275 9276 9277 9278 9279 9280 9281 9282 9283 9284 9285 9286 9287 9288 9289 9290 9291 9292 9293 9294 9295 9296 9297 9298 9299 9300 9301 9302 9303 9304 9305 9306 9307 9308 9309 9310 9311 9312 9313 9314 9315 9316 9317 9318 9319 9320 9321 9322 9323 9324 9325 9326 9327 9328 9329 9330 9331 9332 9333 9334 9335 9336 9337 9338 9339 9340 9341 9342 9343 9344 9345 9346 9347 9348 9349 9350 9351 9352 9353 9354 9355 9356 9357 9358 9359 9360 9361 9362 9363 9364 9365 9366 9367 9368 9369 9370 9371 9372 9373 9374 9375 9376 9377 9378 9379 9380 9381 9382 9383 9384 9385 9386 9387 9388 9389 9390 9391 9392 9393 9394 9395 9396 9397 9398 9399 9400 9401 9402 9403 9404 9405 9406 9407 9408 9409 9410 9411 9412 9413 9414 9415 9416 9417 9418 9419 9420 9421 9422 9423 9424 9425 9426 9427 9428 9429 9430 9431 9432 9433 9434 9435 9436 9437 9438 9439 9440 9441 9442 9443 9444 9445 9446 9447 9448 9449 9450 9451 9452 9453 9454 9455 9456 9457 9458 9459 9460 9461 9462 9463 9464 9465 9466 9467 9468 9469 9470 9471 9472 9473 9474 9475 9476 9477 9478 9479 9480 9481 9482 9483 9484 9485 9486 9487 9488 9489 9490 9491 9492 9493 9494 9495 9496 9497 9498 9499 9500 9501 9502 9503 9504 9505 9506 9507 9508 9509 9510 9511 9512 9513 9514 9515 9516 9517 9518 9519 9520 9521 9522 9523 9524 9525 9526 9527 9528 9529 9530 9531 9532 9533 9534 9535 9536 9537 9538 9539 9540 9541 9542 9543 9544 9545 9546 9547 9548 9549 9550 9551 9552 9553 9554 9555 9556 9557 9558 9559 9560 9561 9562 9563 9564 9565 9566 9567 9568 9569 9570 9571 9572 9573 9574 9575 9576 9577 9578 9579 9580 9581 9582 9583 9584 9585 9586 9587 9588 9589 9590 9591 9592 9593 9594 9595 9596 9597 9598 9599 9600 9601 9602 9603 9604 9605 9606 9607 9608 9609 9610 9611 9612 9613 9614 9615 9616 9617 9618 9619 9620 9621 9622 9623 9624 9625 9626 9627 9628 9629 9630 9631 9632 9633 9634 9635 9636 9637 9638 9639 9640 9641 9642 9643 9644 9645 9646 9647 9648 9649 9650 9651 9652 9653 9654 9655 9656 9657 9658 9659 9660 9661 9662 9663 9664 9665 9666 9667 9668 9669 9670 9671 9672 9673 9674 9675 9676 9677 9678 9679 9680 9681 9682 9683 9684 9685 9686 9687 9688 9689 9690 9691 9692 9693 9694 9695 9696 9697 9698 9699 9700 9701 9702 9703 9704 9705 9706 9707 9708 9709 9710 9711 9712 9713 9714 9715 9716 9717 9718 9719 9720 9721 9722 9723 9724 9725 9726 9727 9728 9729 9730 9731 9732 9733 9734 9735 9736 9737 9738 9739 9740 9741 9742 9743 9744 9745 9746 9747 9748 9749 9750 9751 9752 9753 9754 9755 9756 9757 9758 9759 9760 9761 9762 9763 9764 9765 9766 9767 9768 9769 9770 9771 9772 9773 9774 9775 9776 9777 9778 9779 9780 9781 9782 9783 9784 9785 9786 9787 9788 9789 9790 9791 9792 9793 9794 9795 9796 9797 9798 9799 9800 9801 9802 9803 9804 9805 9806 9807 9808 9809 9810 9811 9812 9813 9814 9815 9816 9817 9818 9819 9820 9821 9822 9823 9824 9825 9826 9827 9828 9829 9830 9831 9832 9833 9834 9835 9836 9837 9838 9839 9840 9841 9842 9843 9844 9845 9846 9847 9848 9849 9850 9851 9852 9853 9854 9855 9856 9857 9858 9859 9860 9861 9862 9863 9864 9865 9866 9867 9868 9869 9870 9871 9872 9873 9874 9875 9876 9877 9878 9879 9880 9881 9882 9883 9884 9885 9886 9887 9888 9889 9890 9891 9892 9893 9894 9895 9896 9897 9898 9899 9900 9901 9902 9903 9904 9905 9906 9907 9908 9909 9910 9911 9912 9913 9914 9915 9916 9917 9918 9919 9920 9921 9922 9923 9924 9925 9926 9927 9928 9929 9930 9931 9932 9933 9934 9935 9936 9937 9938 9939 9940 9941 9942 9943 9944 9945 9946 9947 9948 9949 9950 9951 9952 9953 9954 9955 9956 9957 9958 9959 9960 9961 9962 9963 9964 9965 9966 9967 9968 9969 9970 9971 9972 9973 9974 9975 9976 9977 9978 9979 9980 9981 9982 9983 9984 9985 9986 9987 9988 9989 9990 9991 9992 9993 9994 9995 9996 9997 9998 9999 10000 10001 10002 10003 10004 10005 10006 10007 10008 10009 10010 10011 10012 10013 10014 10015 10016 10017 10018 10019 10020 10021 10022 10023 10024 10025 10026 10027 10028 10029 10030 10031 10032 10033 10034 10035 10036 10037 10038 10039 10040 10041 10042 10043 10044 10045 10046 10047 10048 10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060 10061 10062 10063 10064 10065 10066 10067 10068 10069 10070 10071 10072 10073 10074 10075 10076 10077 10078 10079 10080 10081 10082 10083 10084 10085 10086 10087 10088 10089 10090 10091 10092 10093 10094 10095 10096 10097 10098 10099 10100 10101 10102 10103 10104 10105 10106 10107 10108 10109 10110 10111 10112 10113 10114 10115 10116 10117 10118 10119 10120 10121 10122 10123 10124 10125 10126 10127 10128 10129 10130 10131 10132 10133 10134 10135 10136 10137 10138 10139 10140 10141 10142 10143 10144 10145 10146 10147 10148 10149 10150 10151 10152 10153 10154 10155 10156 10157 10158 10159 10160 10161 10162 10163 10164 10165 10166 10167 10168 10169 10170 10171 10172 10173 10174 10175 10176 10177 10178 10179 10180 10181 10182 10183 10184 10185 10186 10187 10188 10189 10190 10191 10192 10193 10194 10195 10196 10197 10198 10199 10200 10201 10202 10203 10204 10205 10206 10207 10208 10209 10210 10211 10212 10213 10214 10215 10216 10217 10218 10219 10220 10221 10222 10223 10224 10225 10226 10227 10228 10229 10230 10231 10232 10233 10234 10235 10236 10237 10238 10239 10240 10241 10242 10243 10244 10245 10246 10247 10248 10249 10250 10251 10252 10253 10254 10255 10256 10257 10258 10259 10260 10261 10262 10263 10264 10265 10266 10267 10268 10269 10270 10271 10272 10273 10274 10275 10276 10277 10278 10279 10280 10281 10282 10283 10284 10285 10286 10287 10288 10289 10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300 10301 10302 10303 10304 10305 10306 10307 10308 10309 10310 10311 10312 10313 10314 10315 10316 10317 10318 10319 10320 10321 10322 10323 10324 10325 10326 10327 10328 10329 10330 10331 10332 10333 10334 10335 10336 10337 10338 10339 10340 10341 10342 10343 10344 10345 10346 10347 10348 10349 10350 10351 10352 10353 10354 10355 10356 10357 10358 10359 10360 10361 10362 10363 10364 10365 10366 10367 10368 10369 10370 10371 10372 10373 10374 10375 10376 10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10388 10389 10390 10391 10392 10393 10394 10395 10396 10397 10398 10399 10400 10401 10402 10403 10404 10405 10406 10407 10408 10409 10410 10411 10412 10413 10414 10415 10416 10417 10418 10419 10420 10421 10422 10423 10424 10425 10426 10427 10428 10429 10430 10431 10432 10433 10434 10435 10436 10437 10438 10439 10440 10441 10442 10443 10444 10445 10446 10447 10448 10449 10450 10451 10452 10453 10454 10455 10456 10457 10458 10459 10460 10461 10462 10463 10464 10465 10466 10467 10468 10469 10470 10471 10472 10473 10474 10475 10476 10477 10478 10479 10480 10481 10482 10483 10484 10485 10486 10487 10488 10489 10490 10491 10492 10493 10494 10495 10496 10497 10498 10499 10500 10501 10502 10503 10504 10505 10506 10507 10508 10509 10510 10511 10512 10513 10514 10515 10516 10517 10518 10519 10520 10521 10522 10523 10524 10525 10526 10527 10528 10529 10530 10531 10532 10533 10534 10535 10536 10537 10538 10539 10540 10541 10542 10543 10544 10545 10546 10547 10548 10549 10550 10551 10552 10553 10554 10555 10556 10557 10558 10559 10560 10561 10562 10563 10564 10565 10566 10567 10568 10569 10570 10571 10572 10573 10574 10575 10576 10577 10578 10579 10580 10581 10582 10583 10584 10585 10586 10587 10588 10589 10590 10591 10592 10593 10594 10595 10596 10597 10598 10599 10600 10601 10602 10603 10604 10605 10606 10607 10608 10609 10610 10611 10612 10613 10614 10615 10616 10617 10618 10619 10620 10621 10622 10623 10624 10625 10626 10627 10628 10629 10630 10631 10632 10633 10634 10635 10636 10637 10638 10639 10640 10641 10642 10643 10644 10645 10646 10647 10648 10649 10650 10651 10652 10653 10654 10655 10656 10657 10658 10659 10660 10661 10662 10663 10664 10665 10666 10667 10668 10669 10670 10671 10672 10673 10674 10675 10676 10677 10678 10679 10680 10681 10682 10683 10684 10685 10686 10687 10688 10689 10690 10691 10692 10693 10694 10695 10696 10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710 10711 10712 10713 10714 10715 10716 10717 10718 10719 10720 10721 10722 10723 10724 10725 10726 10727 10728 10729 10730 10731 10732 10733 10734 10735 10736 10737 10738 10739 10740 10741 10742 10743 10744 10745 10746 10747 10748 10749 10750 10751 10752 10753 10754 10755 10756 10757 10758 10759 10760 10761 10762 10763 10764 10765 10766 10767 10768 10769 10770 10771 10772 10773 10774 10775 10776 10777 10778 10779 10780 10781 10782 10783 10784 10785 10786 10787 10788 10789 10790 10791 10792 10793 10794 10795 10796 10797 10798 10799 10800 10801 10802 10803 10804 10805 10806 10807 10808 10809 10810 10811 10812 10813 10814 10815 10816 10817 10818 10819 10820 10821 10822 10823 10824 10825 10826 10827 10828 10829 10830 10831 10832 10833 10834 10835 10836 10837 10838 10839 10840 10841 10842 10843 10844 10845 10846 10847 10848 10849 10850 10851 10852 10853 10854 10855 10856 10857 10858 10859 10860 10861 10862 10863 10864 10865 10866 10867 10868 10869 10870 10871 10872 10873 10874 10875 10876 10877 10878 10879 10880 10881 10882 10883 10884 10885 10886 10887 10888 10889 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 10900 10901 10902 10903 10904 10905 10906 10907 10908 10909 10910 10911 10912 10913 10914 10915 10916 10917 10918 10919 10920 10921 10922 10923 10924 10925 10926 10927 10928 10929 10930 10931 10932 10933 10934 10935 10936 10937 10938 10939 10940 10941 10942 10943 10944 10945 10946 10947 10948 10949 10950 10951 10952 10953 10954 10955 10956 10957 10958 10959 10960 10961 10962 10963 10964 10965 10966 10967 10968 10969 10970 10971 10972 10973 10974 10975 10976 10977 10978 10979 10980 10981 10982 10983 10984 10985 10986 10987 10988 10989 10990 10991 10992 10993 10994 10995 10996 10997 10998 10999 11000 11001 11002 11003 11004 11005 11006 11007 11008 11009 11010 11011 11012 11013 11014 11015 11016 11017 11018 11019 11020 11021 11022 11023 11024 11025 11026 11027 11028 11029 11030 11031 11032 11033 11034 11035 11036 11037 11038 11039 11040 11041 11042 11043 11044 11045 11046 11047 11048 11049 11050 11051 11052 11053 11054 11055 11056 11057 11058 11059 11060 11061 11062 11063 11064 11065 11066 11067 11068 11069 11070 11071 11072 11073 11074 11075 11076 11077 11078 11079 11080 11081 11082 11083 11084 11085 11086 11087 11088 11089 11090 11091 11092 11093 11094 11095 11096 11097 11098 11099 11100 11101 11102 11103 11104 11105 11106 11107 11108 11109 11110 11111 11112 11113 11114 11115 11116 11117 11118 11119 11120 11121 11122 11123 11124 11125 11126 11127 11128 11129 11130 11131 11132 11133 11134 11135 11136 11137 11138 11139 11140 11141 11142 11143 11144 11145 11146 11147 11148 11149 11150 11151 11152 11153 11154 11155 11156 11157 11158 11159 11160 11161 11162 11163 11164 11165 11166 11167 11168 11169 11170 11171 11172 11173 11174 11175 11176 11177 11178 11179 11180 11181 11182 11183 11184 11185 11186 11187 11188 11189 11190 11191 11192 11193 11194 11195 11196 11197 11198 11199 11200 11201 11202 11203 11204 11205 11206 11207 11208 11209 11210 11211 11212 11213 11214 11215 11216 11217 11218 11219 11220 11221 11222 11223 11224 11225 11226 11227 11228 11229 11230 11231 11232 11233 11234 11235 11236 11237 11238 11239 11240 11241 11242 11243 11244 11245 11246 11247 11248 11249 11250 11251 11252 11253 11254 11255 11256 11257 11258 11259 11260 11261 11262 11263 11264 11265 11266 11267 11268 11269 11270 11271 11272 11273 11274 11275 11276 11277 11278 11279 11280 11281 11282 11283 11284 11285 11286 11287 11288 11289 11290 11291 11292 11293 11294 11295 11296 11297 11298 11299 11300 11301 11302 11303 11304 11305 11306 11307 11308 11309 11310 11311 11312 11313 11314 11315 11316 11317 11318 11319 11320 11321 11322 11323 11324 11325 11326 11327 11328 11329 11330 11331 11332 11333 11334 11335 11336 11337 11338 11339 11340 11341 11342 11343 11344 11345 11346 11347 11348 11349 11350 11351 11352 11353 11354 11355 11356 11357 11358 11359 11360 11361 11362 11363 11364 11365 11366 11367 11368 11369 11370 11371 11372 11373 11374 11375 11376 11377 11378 11379 11380 11381 11382 11383 11384 11385 11386 11387 11388 11389 11390 11391 11392 11393 11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404 11405 11406 11407 11408 11409 11410 11411 11412 11413 11414 11415 11416 11417 11418 11419 11420 11421 11422 11423 11424 11425 11426 11427 11428 11429 11430 11431 11432 11433 11434 11435 11436 11437 11438 11439 11440 11441 11442 11443 11444 11445 11446 11447 11448 11449 11450 11451 11452 11453 11454 11455 11456 11457 11458 11459 11460 11461 11462 11463 11464 11465 11466 11467 11468 11469 11470 11471 11472 11473 11474 11475 11476 11477 11478 11479 11480 11481 11482 11483 11484 11485 11486 11487 11488 11489 11490 11491 11492 11493 11494 11495 11496 11497 11498 11499 11500 11501 11502 11503 11504 11505 11506 11507 11508 11509 11510 11511 11512 11513 11514 11515 11516 11517 11518 11519 11520 11521 11522 11523 11524 11525 11526 11527 11528 11529 11530 11531 11532 11533 11534 11535 11536 11537 11538 11539 11540 11541 11542 11543 11544 11545 11546 11547 11548 11549 11550 11551 11552 11553 11554 11555 11556 11557 11558 11559 11560 11561 11562 11563 11564 11565 11566 11567 11568 11569 11570 11571 11572 11573 11574 11575 11576 11577 11578 11579 11580 11581 11582 11583 11584 11585 11586 11587 11588 11589 11590 11591 11592 11593 11594 11595 11596 11597 11598 11599 11600 11601 11602 11603 11604 11605 11606 11607 11608 11609 11610 11611 11612 11613 11614 11615 11616 11617 11618 11619 11620 11621 11622 11623 11624 11625 11626 11627 11628 11629 11630 11631 11632 11633 11634 11635 11636 11637 11638 11639 11640 11641 11642 11643 11644 11645 11646 11647 11648 11649 11650 11651 11652 11653 11654 11655 11656 11657 11658 11659 11660 11661 11662 11663 11664 11665 11666 11667 11668 11669 11670 11671 11672 11673 11674 11675 11676 11677 11678 11679 11680 11681 11682 11683 11684 11685 11686 11687 11688 11689 11690 11691 11692 11693 11694 11695 11696 11697 11698 11699 11700 11701 11702 11703 11704 11705 11706 11707 11708 11709 11710 11711 11712 11713 11714 11715 11716 11717 11718 11719 11720 11721 11722 11723 11724 11725 11726 11727 11728 11729 11730 11731 11732 11733 11734 11735 11736 11737 11738 11739 11740 11741 11742 11743 11744 11745 11746 11747 11748 11749 11750 11751 11752 11753 11754 11755 11756 11757 11758 11759 11760 11761 11762 11763 11764 11765 11766 11767 11768 11769 11770 11771 11772 11773 11774 11775 11776 11777 11778 11779 11780 11781 11782 11783 11784 11785 11786 11787 11788 11789 11790 11791 11792 11793 11794 11795 11796 11797 11798 11799 11800 11801 11802 11803 11804 11805 11806 11807 11808 11809 11810 11811 11812 11813 11814 11815 11816 11817 11818 11819 11820 11821 11822 11823 11824 11825 11826 11827 11828 11829 11830 11831 11832 11833 11834 11835 11836 11837 11838 11839 11840 11841 11842 11843 11844 11845 11846 11847 11848 11849 11850 11851 11852 11853 11854 11855 11856 11857 11858 11859 11860 11861 11862 11863 11864 11865 11866 11867 11868 11869 11870 11871 11872 11873 11874 11875 11876 11877 11878 11879 11880 11881 11882 11883 11884 11885 11886 11887 11888 11889 11890 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900 11901 11902 11903 11904 11905 11906 11907 11908 11909 11910 11911 11912 11913 11914 11915 11916 11917 11918 11919 11920 11921 11922 11923 11924 11925 11926 11927 11928 11929 11930 11931 11932 11933 11934 11935 11936 11937 11938 11939 11940 11941 11942 11943 11944 11945 11946 11947 11948 11949 11950 11951 11952 11953 11954 11955 11956 11957 11958 11959 11960 11961 11962 11963 11964 11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11982 11983 11984 11985 11986 11987 11988 11989 11990 11991 11992 11993 11994 11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009 12010 12011 12012 12013 12014 12015 12016 12017 12018 12019 12020 12021 12022 12023 12024 12025 12026 12027 12028 12029 12030 12031 12032 12033 12034 12035 12036 12037 12038 12039 12040 12041 12042 12043 12044 12045 12046 12047 12048 12049 12050 12051 12052 12053 12054 12055 12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12066 12067 12068 12069 12070 12071 12072 12073 12074 12075 12076 12077 12078 12079 12080 12081 12082 12083 12084 12085 12086 12087 12088 12089 12090 12091 12092 12093 12094 12095 12096 12097 12098 12099 12100 12101 12102 12103 12104 12105 12106 12107 12108 12109 12110 12111 12112 12113 12114 12115 12116 12117 12118 12119 12120 12121 12122 12123 12124 12125 12126 12127 12128 12129 12130 12131 12132 12133 12134 12135 12136 12137 12138 12139 12140 12141 12142 12143 12144 12145 12146 12147 12148 12149 12150 12151 12152 12153 12154 12155 12156 12157 12158 12159 12160 12161 12162 12163 12164 12165 12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178 12179 12180 12181 12182 12183 12184 12185 12186 12187 12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199 12200 12201 12202 12203 12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214 12215 12216 12217 12218 12219 12220 12221 12222 12223 12224 12225 12226 12227 12228 12229 12230 12231 12232 12233 12234 12235 12236 12237 12238 12239 12240 12241 12242 12243 12244 12245 12246 12247 12248 12249 12250 12251 12252 12253 12254 12255 12256 12257 12258 12259 12260 12261 12262 12263 12264 12265 12266 12267 12268 12269 12270 12271 12272 12273 12274 12275 12276 12277 12278 12279 12280 12281 12282 12283 12284 12285 12286 12287 12288 12289 12290 12291 12292 12293 12294 12295 12296 12297 12298 12299 12300 12301 12302 12303 12304 12305 12306 12307 12308 12309 12310 12311 12312 12313 12314 12315 12316 12317 12318 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 12329 12330 12331 12332 12333 12334 12335 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 12346 12347 12348 12349 12350 12351 12352 12353 12354 12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366 12367 12368 12369 12370 12371 12372 12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385 12386 12387 12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403 12404 12405 12406 12407 12408 12409 12410 12411 12412 12413 12414 12415 12416 12417 12418 12419 12420 12421 12422 12423 12424 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 12435 12436 12437 12438 12439 12440 12441 12442 12443 12444 12445 12446 12447 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 12460 12461 12462 12463 12464 12465 12466 12467 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12479 12480 12481 12482 12483 12484 12485 12486 12487 12488 12489 12490 12491 12492 12493 12494 12495 12496 12497 12498 12499 12500 12501 12502 12503 12504 12505 12506 12507 12508 12509 12510 12511 12512 12513 12514 12515 12516 12517 12518 12519 12520 12521 12522 12523 12524 12525 12526 12527 12528 12529 12530 12531 12532 12533 12534 12535 12536 12537 12538 12539 12540 12541 12542 12543 12544 12545 12546 12547 12548 12549 12550 12551 12552 12553 12554 12555 12556 12557 12558 12559 12560 12561 12562 12563 12564 12565 12566 12567 12568 12569 12570 12571 12572 12573 12574 12575 12576 12577 12578 12579 12580 12581 12582 12583 12584 12585 12586 12587 12588 12589 12590 12591 12592 12593 12594 12595 12596 12597 12598 12599 12600 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 12611 12612 12613 12614 12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634 12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12647 12648 12649 12650 12651 12652 12653 12654 12655 12656 12657 12658 12659 12660 12661 12662 12663 12664 12665 12666 12667 12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685 12686 12687 12688 12689 12690 12691 12692 12693 12694 12695 12696 12697 12698 12699 12700 12701 12702 12703 12704 12705 12706 12707 12708 12709 12710 12711 12712 12713 12714 12715 12716 12717 12718 12719 12720 12721 12722 12723 12724 12725 12726 12727 12728 12729 12730 12731 12732 12733 12734 12735 12736 12737 12738 12739 12740 12741 12742 12743 12744 12745 12746 12747 12748 12749 12750 12751 12752 12753 12754 12755 12756 12757 12758 12759 12760 12761 12762 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772 12773 12774 12775 12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12792 12793 12794 12795 12796 12797 12798 12799 12800 12801 12802 12803 12804 12805 12806 12807 12808 12809 12810 12811 12812 12813 12814 12815 12816 12817 12818 12819 12820 12821 12822 12823 12824 12825 12826 12827 12828 12829 12830 12831 12832 12833 12834 12835 12836 12837 12838 12839 12840 12841 12842 12843 12844 12845 12846 12847 12848 12849 12850 12851 12852 12853 12854 12855 12856 12857 12858 12859 12860 12861 12862 12863 12864 12865 12866 12867 12868 12869 12870 12871 12872 12873 12874 12875 12876 12877 12878 12879 12880 12881 12882 12883 12884 12885 12886 12887 12888 12889 12890 12891 12892 12893 12894 12895 12896 12897 12898 12899 12900 12901 12902 12903 12904 12905 12906 12907 12908 12909 12910 12911 12912 12913 12914 12915 12916 12917 12918 12919 12920 12921 12922 12923 12924 12925 12926 12927 12928 12929 12930 12931 12932 12933 12934 12935 12936 12937 12938 12939 12940 12941 12942 12943 12944 12945 12946 12947 12948 12949 12950 12951 12952 12953 12954 12955 12956 12957 12958 12959 12960 12961 12962 12963 12964 12965 12966 12967 12968 12969 12970 12971 12972 12973 12974 12975 12976 12977 12978 12979 12980 12981 12982 12983 12984 12985 12986 12987 12988 12989 12990 12991 12992 12993 12994 12995 12996 12997 12998 12999 13000 13001 13002 13003 13004 13005 13006 13007 13008 13009 13010 13011 13012 13013 13014 13015 13016 13017 13018 13019 13020 13021 13022 13023 13024 13025 13026 13027 13028 13029 13030 13031 13032 13033 13034 13035 13036 13037 13038 13039 13040 13041 13042 13043 13044 13045 13046 13047 13048 13049 13050 13051 13052 13053 13054 13055 13056 13057 13058 13059 13060 13061 13062 13063 13064 13065 13066 13067 13068 13069 13070 13071 13072 13073 13074 13075 13076 13077 13078 13079 13080 13081 13082 13083 13084 13085 13086 13087 13088 13089 13090 13091 13092 13093 13094 13095 13096 13097 13098 13099 13100 13101 13102 13103 13104 13105 13106 13107 13108 13109 13110 13111 13112 13113 13114 13115 13116 13117 13118 13119 13120 13121 13122 13123 13124 13125 13126 13127 13128 13129 13130 13131 13132 13133 13134 13135 13136 13137 13138 13139 13140 13141 13142 13143 13144 13145 13146 13147 13148 13149 13150 13151 13152 13153 13154 13155 13156 13157 13158 13159 13160 13161 13162 13163 13164 13165 13166 13167 13168 13169 13170 13171 13172 13173 13174 13175 13176 13177 13178 13179 13180 13181 13182 13183 13184 13185 13186 13187 13188 13189 13190 13191 13192 13193 13194 13195 13196 13197 13198 13199 13200 13201 13202 13203 13204 13205 13206 13207 13208 13209 13210 13211 13212 13213 13214 13215 13216 13217 13218 13219 13220 13221 13222 13223 13224 13225 13226 13227 13228 13229 13230 13231 13232 13233 13234 13235 13236 13237 13238 13239 13240 13241 13242 13243 13244 13245 13246 13247 13248 13249 13250 13251 13252 13253 13254 13255 13256 13257 13258 13259 13260 13261 13262 13263 13264 13265 13266 13267 13268 13269 13270 13271 13272 13273 13274 13275 13276 13277 13278 13279 13280 13281 13282 13283 13284 13285 13286 13287 13288 13289 13290 13291 13292 13293 13294 13295 13296 13297 13298 13299 13300 13301 13302 13303 13304 13305 13306 13307 13308 13309 13310 13311 13312 13313 13314 13315 13316 13317 13318 13319 13320 13321 13322 13323 13324 13325 13326 13327 13328 13329 13330 13331 13332 13333 13334 13335 13336 13337 13338 13339 13340 13341 13342 13343 13344 13345 13346 13347 13348 13349 13350 13351 13352 13353 13354 13355 13356 13357 13358 13359 13360 13361 13362 13363 13364 13365 13366 13367 13368 13369 13370 13371 13372 13373 13374 13375 13376 13377 13378 13379 13380 13381 13382 13383 13384 13385 13386 13387 13388 13389 13390 13391 13392 13393 13394 13395 13396 13397 13398 13399 13400 13401 13402 13403 13404 13405 13406 13407 13408 13409 13410 13411 13412 13413 13414 13415 13416 13417 13418 13419 13420 13421 13422 13423 13424 13425 13426 13427 13428 13429 13430 13431 13432 13433 13434 13435 13436 13437 13438 13439 13440 13441 13442 13443 13444 13445 13446 13447 13448 13449 13450 13451 13452 13453 13454 13455 13456 13457 13458 13459 13460 13461 13462 13463 13464 13465 13466 13467 13468 13469 13470 13471 13472 13473 13474 13475 13476 13477 13478 13479 13480 13481 13482 13483 13484 13485 13486 13487 13488 13489 13490 13491 13492 13493 13494 13495 13496 13497 13498 13499 13500 13501 13502 13503 13504 13505 13506 13507 13508 13509 13510 13511 13512 13513 13514 13515 13516 13517 13518 13519 13520 13521 13522 13523 13524 13525 13526 13527 13528 13529 13530 13531 13532 13533 13534 13535 13536 13537 13538 13539 13540 13541 13542 13543 13544 13545 13546 13547 13548 13549 13550 13551 13552 13553 13554 13555 13556 13557 13558 13559 13560 13561 13562 13563 13564 13565 13566 13567 13568 13569 13570 13571 13572 13573 13574 13575 13576 13577 13578 13579 13580 13581 13582 13583 13584 13585 13586 13587 13588 13589 13590 13591 13592 13593 13594 13595 13596 13597 13598 13599 13600 13601 13602 13603 13604 13605 13606 13607 13608 13609 13610 13611 13612 13613 13614 13615 13616 13617 13618 13619 13620 13621 13622 13623 13624 13625 13626 13627 13628 13629 13630 13631 13632 13633 13634 13635 13636 13637 13638 13639 13640 13641 13642 13643 13644 13645 13646 13647 13648 13649 13650 13651 13652 13653 13654 13655 13656 13657 13658 13659 13660 13661 13662 13663 13664 13665 13666 13667 13668 13669 13670 13671 13672 13673 13674 13675 13676 13677 13678 13679 13680 13681 13682 13683 13684 13685 13686 13687 13688 13689 13690 13691 13692 13693 13694 13695 13696 13697 13698 13699 13700 13701 13702 13703 13704 13705 13706 13707 13708 13709 13710 13711 13712 13713 13714 13715 13716 13717 13718 13719 13720 13721 13722 13723 13724 13725 13726 13727 13728 13729 13730 13731 13732 13733 13734 13735 13736 13737 13738 13739 13740 13741 13742 13743 13744 13745 13746 13747 13748 13749 13750 13751 13752 13753 13754 13755 13756 13757 13758 13759 13760 13761 13762 13763 13764 13765 13766 13767 13768 13769 13770 13771 13772 13773 13774 13775 13776 13777 13778 13779 13780 13781 13782 13783 13784 13785 13786 13787 13788 13789 13790 13791 13792 13793 13794 13795 13796 13797 13798 13799 13800 13801 13802 13803 13804 13805 13806 13807 13808 13809 13810 13811 13812 13813 13814 13815 13816 13817 13818 13819 13820 13821 13822 13823 13824 13825 13826 13827 13828 13829 13830 13831 13832 13833 13834 13835 13836 13837 13838 13839 13840 13841 13842 13843 13844 13845 13846 13847 13848 13849 13850 13851 13852 13853 13854 13855 13856 13857 13858 13859 13860 13861 13862 13863 13864 13865 13866 13867 13868 13869 13870 13871 13872 13873 13874 13875 13876 13877 13878 13879 13880 13881 13882 13883 13884 13885 13886 13887 13888 13889 13890 13891 13892 13893 13894 13895 13896 13897 13898 13899 13900 13901 13902 13903 13904 13905 13906 13907 13908 13909 13910 13911 13912 13913 13914 13915 13916 13917 13918 13919 13920 13921 13922 13923 13924 13925 13926 13927 13928 13929 13930 13931 13932 13933 13934 13935 13936 13937 13938 13939 13940 13941 13942 13943 13944 13945 13946 13947 13948 13949 13950 13951 13952 13953 13954 13955 13956 13957 13958 13959 13960 13961 13962 13963 13964 13965 13966 13967 13968 13969 13970 13971 13972 13973 13974 13975 13976 13977 13978 13979 13980 13981 13982 13983 13984 13985 13986 13987 13988 13989 13990 13991 13992 13993 13994 13995 13996 13997 13998 13999 14000 14001 14002 14003 14004 14005 14006 14007 14008 14009 14010 14011 14012 14013 14014 14015 14016 14017 14018 14019 14020 14021 14022 14023 14024 14025 14026 14027 14028 14029 14030 14031 14032 14033 14034 14035 14036 14037 14038 14039 14040 14041 14042 14043 14044 14045 14046 14047 14048 14049 14050 14051 14052 14053 14054 14055 14056 14057 14058 14059 14060 14061 14062 14063 14064 14065 14066 14067 14068 14069 14070 14071 14072 14073 14074 14075 14076 14077 14078 14079 14080 14081 14082 14083 14084 14085 14086 14087 14088 14089 14090 14091 14092 14093 14094 14095 14096 14097 14098 14099 14100 14101 14102 14103 14104 14105 14106 14107 14108 14109 14110 14111 14112 14113 14114 14115 14116 14117 14118 14119 14120 14121 14122 14123 14124 14125 14126 14127 14128 14129 14130 14131 14132 14133 14134 14135 14136 14137 14138 14139 14140 14141 14142 14143 14144 14145 14146 14147 14148 14149 14150 14151 14152 14153 14154 14155 14156 14157 14158 14159 14160 14161 14162 14163 14164 14165 14166 14167 14168 14169 14170 14171 14172 14173 14174 14175 14176 14177 14178 14179 14180 14181 14182 14183 14184 14185 14186 14187 14188 14189 14190 14191 14192 14193 14194 14195 14196 14197 14198 14199 14200 14201 14202 14203 14204 14205 14206 14207 14208 14209 14210 14211 14212 14213 14214 14215 14216 14217 14218 14219 14220 14221 14222 14223 14224 14225 14226 14227 14228 14229 14230 14231 14232 14233 14234 14235 14236 14237 14238 14239 14240 14241 14242 14243 14244 14245 14246 14247 14248 14249 14250 14251 14252 14253 14254 14255 14256 14257 14258 14259 14260 14261 14262 14263 14264 14265 14266 14267 14268 14269 14270 14271 14272 14273 14274 14275 14276 14277 14278 14279 14280 14281 14282 14283 14284 14285 14286 14287 14288 14289 14290 14291 14292 14293 14294 14295 14296 14297 14298 14299 14300 14301 14302 14303 14304 14305 14306 14307 14308 14309 14310 14311 14312 14313 14314 14315 14316 14317 14318 14319 14320 14321 14322 14323 14324 14325 14326 14327 14328 14329 14330 14331 14332 14333 14334 14335 14336 14337 14338 14339 14340 14341 14342 14343 14344 14345 14346 14347 14348 14349 14350 14351 14352 14353 14354 14355 14356 14357 14358 14359 14360 14361 14362 14363 14364 14365 14366 14367 14368 14369 14370 14371 14372 14373 14374 14375 14376 14377 14378 14379 14380 14381 14382 14383 14384 14385 14386 14387 14388 14389 14390 14391 14392 14393 14394 14395 14396 14397 14398 14399 14400 14401 14402 14403 14404 14405 14406 14407 14408 14409 14410 14411 14412 14413 14414 14415 14416 14417 14418 14419 14420 14421 14422 14423 14424 14425 14426 14427 14428 14429 14430 14431 14432 14433 14434 14435 14436 14437 14438 14439 14440 14441 14442 14443 14444 14445 14446 14447 14448 14449 14450 14451 14452 14453 14454 14455 14456 14457 14458 14459 14460 14461 14462 14463 14464 14465 14466 14467 14468 14469 14470 14471 14472 14473 14474 14475 14476 14477 14478 14479 14480 14481 14482 14483 14484 14485 14486 14487 14488 14489 14490 14491 14492 14493 14494 14495 14496 14497 14498 14499 14500 14501 14502 14503 14504 14505 14506 14507 14508 14509 14510 14511 14512 14513 14514 14515 14516 14517 14518 14519 14520 14521 14522 14523 14524 14525 14526 14527 14528 14529 14530 14531 14532 14533 14534 14535 14536 14537 14538 14539 14540 14541 14542 14543 14544 14545 14546 14547 14548 14549 14550 14551 14552 14553 14554 14555 14556 14557 14558 14559 14560 14561 14562 14563 14564 14565 14566 14567 14568 14569 14570 14571 14572 14573 14574 14575 14576 14577 14578 14579 14580 14581 14582 14583 14584 14585 14586 14587 14588 14589 14590 14591 14592 14593 14594 14595 14596 14597 14598 14599 14600 14601 14602 14603 14604 14605 14606 14607 14608 14609 14610 14611 14612 14613 14614 14615 14616 14617 14618 14619 14620 14621 14622 14623 14624 14625 14626 14627 14628 14629 14630 14631 14632 14633 14634 14635 14636 14637 14638 14639 14640 14641 14642 14643 14644 14645 14646 14647 14648 14649 14650 14651 14652 14653 14654 14655 14656 14657 14658 14659 14660 14661 14662 14663 14664 14665 14666 14667 14668 14669 14670 14671 14672 14673 14674 14675 14676 14677 14678 14679 14680 14681 14682 14683 14684 14685 14686 14687 14688 14689 14690 14691 14692 14693 14694 14695 14696 14697 14698 14699 14700 14701 14702 14703 14704 14705 14706 14707 14708 14709 14710 14711 14712 14713 14714 14715 14716 14717 14718 14719 14720 14721 14722 14723 14724 14725 14726 14727 14728 14729 14730 14731 14732 14733 14734 14735 14736 14737 14738 14739 14740 14741 14742 14743 14744 14745 14746 14747 14748 14749 14750 14751 14752 14753 14754 14755 14756 14757 14758 14759 14760 14761 14762 14763 14764 14765 14766 14767 14768 14769 14770 14771 14772 14773 14774 14775 14776 14777 14778 14779 14780 14781 14782 14783 14784 14785 14786 14787 14788 14789 14790 14791 14792 14793 14794 14795 14796 14797 14798 14799 14800 14801 14802 14803 14804 14805 14806 14807 14808 14809 14810 14811 14812 14813 14814 14815 14816 14817 14818 14819 14820 14821 14822 14823 14824 14825 14826 14827 14828 14829 14830 14831 14832 14833 14834 14835 14836 14837 14838 14839 14840 14841 14842 14843 14844 14845 14846 14847 14848 14849 14850 14851 14852 14853 14854 14855 14856 14857 14858 14859 14860 14861 14862 14863 14864 14865 14866 14867 14868 14869 14870 14871 14872 14873 14874 14875 14876 14877 14878 14879 14880 14881 14882 14883 14884 14885 14886 14887 14888 14889 14890 14891 14892 14893 14894 14895 14896 14897 14898 14899 14900 14901 14902 14903 14904 14905 14906 14907 14908 14909 14910 14911 14912 14913 14914 14915 14916 14917 14918 14919 14920 14921 14922 14923 14924 14925 14926 14927 14928 14929 14930 14931 14932 14933 14934 14935 14936 14937 14938 14939 14940 14941 14942 14943 14944 14945 14946 14947 14948 14949 14950 14951 14952 14953 14954 14955 14956 14957 14958 14959 14960 14961 14962 14963 14964 14965 14966 14967 14968 14969 14970 14971 14972 14973 14974 14975 14976 14977 14978 14979 14980 14981 14982 14983 14984 14985 14986 14987 14988 14989 14990 14991 14992 14993 14994 14995 14996 14997 14998 14999 15000 15001 15002 15003 15004 15005 15006 15007 15008 15009 15010 15011 15012 15013 15014 15015 15016 15017 15018 15019 15020 15021 15022 15023 15024 15025 15026 15027 15028 15029 15030 15031 15032 15033 15034 15035 15036 15037 15038 15039 15040 15041 15042 15043 15044 15045 15046 15047 15048 15049 15050 15051 15052 15053 15054 15055 15056 15057 15058 15059 15060 15061 15062 15063 15064 15065 15066 15067 15068 15069 15070 15071 15072 15073 15074 15075 15076 15077 15078 15079 15080 15081 15082 15083 15084 15085 15086 15087 15088 15089 15090 15091 15092 15093 15094 15095 15096 15097 15098 15099 15100 15101 15102 15103 15104 15105 15106 15107 15108 15109 15110 15111 15112 15113 15114 15115 15116 15117 15118 15119 15120 15121 15122 15123 15124 15125 15126 15127 15128 15129 15130 15131 15132 15133 15134 15135 15136 15137 15138 15139 15140 15141 15142 15143 15144 15145 15146 15147 15148 15149 15150 15151 15152 15153 15154 15155 15156 15157 15158 15159 15160 15161 15162 15163 15164 15165 15166 15167 15168 15169 15170 15171 15172 15173 15174 15175 15176 15177 15178 15179 15180 15181 15182 15183 15184 15185 15186 15187 15188 15189 15190 15191 15192 15193 15194 15195 15196 15197 15198 15199 15200 15201 15202 15203 15204 15205 15206 15207 15208 15209 15210 15211 15212 15213 15214 15215 15216 15217 15218 15219 15220 15221 15222 15223 15224 15225 15226 15227 15228 15229 15230 15231 15232 15233 15234 15235 15236 15237 15238 15239 15240 15241 15242 15243 15244 15245 15246 15247 15248 15249 15250 15251 15252 15253 15254 15255 15256 15257 15258 15259 15260 15261 15262 15263 15264 15265 15266 15267 15268 15269 15270 15271 15272 15273 15274 15275 15276 15277 15278 15279 15280 15281 15282 15283 15284 15285 15286 15287 15288 15289 15290 15291 15292 15293 15294 15295 15296 15297 15298 15299 15300 15301 15302 15303 15304 15305 15306 15307 15308 15309 15310 15311 15312 15313 15314 15315 15316 15317 15318 15319 15320 15321 15322 15323 15324 15325 15326 15327 15328 15329 15330 15331 15332 15333 15334 15335 15336 15337 15338 15339 15340 15341 15342 15343 15344 15345 15346 15347 15348 15349 15350 15351 15352 15353 15354 15355 15356 15357 15358 15359 15360 15361 15362 15363 15364 15365 15366 15367 15368 15369 15370 15371 15372 15373 15374 15375 15376 15377 15378 15379 15380 15381 15382 15383 15384 15385 15386 15387 15388 15389 15390 15391 15392 15393 15394 15395 15396 15397 15398 15399 15400 15401 15402 15403 15404 15405 15406 15407 15408 15409 15410 15411 15412 15413 15414 15415 15416 15417 15418 15419 15420 15421 15422 15423 15424 15425 15426 15427 15428 15429 15430 15431 15432 15433 15434 15435 15436 15437 15438 15439 15440 15441 15442 15443 15444 15445 15446 15447 15448 15449 15450 15451 15452 15453 15454 15455 15456 15457 15458 15459 15460 15461 15462 15463 15464 15465 15466 15467 15468 15469 15470 15471 15472 15473 15474 15475 15476 15477 15478 15479 15480 15481 15482 15483 15484 15485 15486 15487 15488 15489 15490 15491 15492 15493 15494 15495 15496 15497 15498 15499 15500 15501 15502 15503 15504 15505 15506 15507 15508 15509 15510 15511 15512 15513 15514 15515 15516 15517 15518 15519 15520 15521 15522 15523 15524 15525 15526 15527 15528 15529 15530 15531 15532 15533 15534 15535 15536 15537 15538 15539 15540 15541 15542 15543 15544 15545 15546 15547 15548 15549 15550 15551 15552 15553 15554 15555 15556 15557 15558 15559 15560 15561 15562 15563 15564 15565 15566 15567 15568 15569 15570 15571 15572 15573 15574 15575 15576 15577 15578 15579 15580 15581 15582 15583 15584 15585 15586 15587 15588 15589 15590 15591 15592 15593 15594 15595 15596 15597 15598 15599 15600 15601 15602 15603 15604 15605 15606 15607 15608 15609 15610 15611 15612 15613 15614 15615 15616 15617 15618 15619 15620 15621 15622 15623 15624 15625 15626 15627 15628 15629 15630 15631 15632 15633 15634 15635 15636 15637 15638 15639 15640 15641 15642 15643 15644 15645 15646 15647 15648 15649 15650 15651 15652 15653 15654 15655 15656 15657 15658 15659 15660 15661 15662 15663 15664 15665 15666 15667 15668 15669 15670 15671 15672 15673 15674 15675 15676 15677 15678 15679 15680 15681 15682 15683 15684 15685 15686 15687 15688 15689 15690 15691 15692 15693 15694 15695 15696 15697 15698 15699 15700 15701 15702 15703 15704 15705 15706 15707 15708 15709 15710 15711 15712 15713 15714 15715 15716 15717 15718 15719 15720 15721 15722 15723 15724 15725 15726 15727 15728 15729 15730 15731 15732 15733 15734 15735 15736 15737 15738 15739 15740 15741 15742 15743 15744 15745 15746 15747 15748 15749 15750 15751 15752 15753 15754 15755 15756 15757 15758 15759 15760 15761 15762 15763 15764 15765 15766 15767 15768 15769 15770 15771 15772 15773 15774 15775 15776 15777 15778 15779 15780 15781 15782 15783 15784 15785 15786 15787 15788 15789 15790 15791 15792 15793 15794 15795 15796 15797 15798 15799 15800 15801 15802 15803 15804 15805 15806 15807 15808 15809 15810 15811 15812 15813 15814 15815 15816 15817 15818 15819 15820 15821 15822 15823 15824 15825 15826 15827 15828 15829 15830 15831 15832 15833 15834 15835 15836 15837 15838 15839 15840 15841 15842 15843 15844 15845 15846 15847 15848 15849 15850 15851 15852 15853 15854 15855 15856 15857 15858 15859 15860 15861 15862 15863 15864 15865 15866 15867 15868 15869 15870 15871 15872 15873 15874 15875 15876 15877 15878 15879 15880 15881 15882 15883 15884 15885 15886 15887 15888 15889 15890 15891 15892 15893 15894 15895 15896 15897 15898 15899 15900 15901 15902 15903 15904 15905 15906 15907 15908 15909 15910 15911 15912 15913 15914 15915 15916 15917 15918 15919 15920 15921 15922 15923 15924 15925 15926 15927 15928 15929 15930 15931 15932 15933 15934 15935 15936 15937 15938 15939 15940 15941 15942 15943 15944 15945 15946 15947 15948 15949 15950 15951 15952 15953 15954 15955 15956 15957 15958 15959 15960 15961 15962 15963 15964 15965 15966 15967 15968 15969 15970 15971 15972 15973 15974 15975 15976 15977 15978 15979 15980 15981 15982 15983 15984 15985 15986 15987 15988 15989 15990 15991 15992 15993 15994 15995 15996 15997 15998 15999 16000 16001 16002 16003 16004 16005 16006 16007 16008 16009 16010 16011 16012 16013 16014 16015 16016 16017 16018 16019 16020 16021 16022 16023 16024 16025 16026 16027 16028 16029 16030 16031 16032 16033 16034 16035 16036 16037 16038 16039 16040 16041 16042 16043 16044 16045 16046 16047 16048 16049 16050 16051 16052 16053 16054 16055 16056 16057 16058 16059 16060 16061 16062 16063 16064 16065 16066 16067 16068 16069 16070 16071 16072 16073 16074 16075 16076 16077 16078 16079 16080 16081 16082 16083 16084 16085 16086 16087 16088 16089 16090 16091 16092 16093 16094 16095 16096 16097 16098 16099 16100 16101 16102 16103 16104 16105 16106 16107 16108 16109 16110 16111 16112 16113 16114 16115 16116 16117 16118 16119 16120 16121 16122 16123 16124 16125 16126 16127 16128 16129 16130 16131 16132 16133 16134
|
.. _types.h:
**types.h**
NVMe standard definitions
.. c:macro:: NVME_GET
``NVME_GET (value, name)``
extract field from complex value
**Parameters**
``value``
The original value of a complex field
``name``
The name of the sub-field within an nvme value
**Description**
By convention, this library defines _SHIFT and _MASK such that mask can be
applied after the shift to isolate a specific set of bits that decode to a
sub-field.
**Return**
The 'name' field from 'value'
.. c:macro:: NVME_SET
``NVME_SET (value, name)``
set field into complex value
**Parameters**
``value``
The value to be set in its completed position
``name``
The name of the sub-field within an nvme value
**Return**
The 'name' field from 'value'
.. c:macro:: NVME_CHECK
``NVME_CHECK (value, name, check)``
check value to compare field value
**Parameters**
``value``
The value to be checked
``name``
The name of the sub-field within an nvme value
``check``
The sub-field value to check
**Return**
The result of compare the value and the sub-field value
.. c:macro:: NVME_VAL
``NVME_VAL (name)``
get mask value shifted
**Parameters**
``name``
The name of the sub-field within an nvme value
**Return**
The mask value shifted
.. c:enum:: nvme_constants
A place to stash various constant nvme values
**Constants**
``NVME_NSID_ALL``
A broadcast value that is used to specify all
namespaces
``NVME_NSID_NONE``
The invalid namespace id, for when the nsid
parameter is not used in a command
``NVME_UUID_NONE``
Use to omit a uuid command parameter
``NVME_CNTLID_NONE``
Use to omit a cntlid command parameter
``NVME_CNSSPECID_NONE``
Use to omit a cns_specific_id command parameter
``NVME_LOG_LSP_NONE``
Use to omit a log lsp command parameter
``NVME_LOG_LSI_NONE``
Use to omit a log lsi command parameter
``NVME_LOG_LPO_NONE``
Use to omit a log lpo command parameter
``NVME_IDENTIFY_DATA_SIZE``
The transfer size for nvme identify commands
``NVME_LOG_SUPPORTED_LOG_PAGES_MAX``
The largest possible index in the supported
log pages log.
``NVME_ID_NVMSET_LIST_MAX``
The largest possible nvmset index in identify
nvmeset
``NVME_ID_UUID_LIST_MAX``
The largest possible uuid index in identify
uuid list
``NVME_ID_CTRL_LIST_MAX``
The largest possible controller index in
identify controller list
``NVME_ID_NS_LIST_MAX``
The largest possible namespace index in
identify namespace list
``NVME_ID_SECONDARY_CTRL_MAX``
The largest possible secondary controller index
in identify secondary controller
``NVME_ID_DOMAIN_LIST_MAX``
The largest possible domain index in the
in domain list
``NVME_ID_ENDURANCE_GROUP_LIST_MAX``
The largest possible endurance group
index in the endurance group list
``NVME_ID_ND_DESCRIPTOR_MAX``
The largest possible namespace granularity
index in the namespace granularity descriptor
list
``NVME_FEAT_LBA_RANGE_MAX``
The largest possible LBA range index in feature
lba range type
``NVME_LOG_ST_MAX_RESULTS``
The largest possible self test result index in the
device self test log
``NVME_LOG_TELEM_BLOCK_SIZE``
Specification defined size of Telemetry Data Blocks
``NVME_LOG_FID_SUPPORTED_EFFECTS_MAX``
The largest possible FID index in the
feature identifiers effects log.
``NVME_LOG_MI_CMD_SUPPORTED_EFFECTS_MAX``
The largest possible MI Command index
in the MI Command effects log.
``NVME_LOG_MI_CMD_SUPPORTED_EFFECTS_RESERVED``
The reserved space in the MI Command
effects log.
``NVME_DSM_MAX_RANGES``
The largest possible range index in a data-set
management command
``NVME_NQN_LENGTH``
Max length for NVMe Qualified Name
``NVMF_TRADDR_SIZE``
Max Transport Address size
``NVMF_TSAS_SIZE``
Max Transport Specific Address Subtype size
``NVME_ZNS_CHANGED_ZONES_MAX``
Max number of zones in the changed zones log
page
.. c:enum:: nvme_csi
Defined command set indicators
**Constants**
``NVME_CSI_NVM``
NVM Command Set Indicator
``NVME_CSI_KV``
Key Value Command Set
``NVME_CSI_ZNS``
Zoned Namespace Command Set
``NVME_CSI_SLM``
Subsystem Local Memory Command Set
``NVME_CSI_CP``
Computational Programs Command Set
.. c:enum:: nvme_register_offsets
controller registers for all transports. This is the layout of BAR0/1 for PCIe, and properties for fabrics.
**Constants**
``NVME_REG_CAP``
Controller Capabilities
``NVME_REG_VS``
Version
``NVME_REG_INTMS``
Interrupt Mask Set
``NVME_REG_INTMC``
Interrupt Mask Clear
``NVME_REG_CC``
Controller Configuration
``NVME_REG_CSTS``
Controller Status
``NVME_REG_NSSR``
NVM Subsystem Reset
``NVME_REG_AQA``
Admin Queue Attributes
``NVME_REG_ASQ``
Admin SQ Base Address
``NVME_REG_ACQ``
Admin CQ Base Address
``NVME_REG_CMBLOC``
Controller Memory Buffer Location
``NVME_REG_CMBSZ``
Controller Memory Buffer Size
``NVME_REG_BPINFO``
Boot Partition Information
``NVME_REG_BPRSEL``
Boot Partition Read Select
``NVME_REG_BPMBL``
Boot Partition Memory Buffer Location
``NVME_REG_CMBMSC``
Controller Memory Buffer Memory Space Control
``NVME_REG_CMBSTS``
Controller Memory Buffer Status
``NVME_REG_CMBEBS``
Controller Memory Buffer Elasticity Buffer Size
``NVME_REG_CMBSWTP``
Controller Memory Buffer Sustained Write Throughput
``NVME_REG_NSSD``
NVM Subsystem Shutdown
``NVME_REG_CRTO``
Controller Ready Timeouts
``NVME_REG_PMRCAP``
Persistent Memory Capabilities
``NVME_REG_PMRCTL``
Persistent Memory Region Control
``NVME_REG_PMRSTS``
Persistent Memory Region Status
``NVME_REG_PMREBS``
Persistent Memory Region Elasticity Buffer Size
``NVME_REG_PMRSWTP``
Memory Region Sustained Write Throughput
``NVME_REG_PMRMSCL``
Persistent Memory Region Controller Memory Space Control Lower
``NVME_REG_PMRMSCU``
Persistent Memory Region Controller Memory Space Control Upper
.. c:function:: bool nvme_is_64bit_reg (__u32 offset)
Checks if offset of the controller register is a know 64bit value.
**Parameters**
``__u32 offset``
Offset of controller register field in bytes
**Description**
This function does not care about transport so that the offset is not going
to be checked inside of this function for the unsupported fields in a
specific transport. For example, BPMBL(Boot Partition Memory Buffer
Location) register is not supported by fabrics, but it can be checked here.
**Return**
true if given offset is 64bit register, otherwise it returns false.
.. c:enum:: nvme_cap
This field indicates the controller capabilities register
**Constants**
``NVME_CAP_MQES_SHIFT``
Shift amount to get the maximum queue entries supported
``NVME_CAP_CQR_SHIFT``
Shift amount to get the contiguous queues required
``NVME_CAP_AMS_SHIFT``
Shift amount to get the arbitration mechanism supported
``NVME_CAP_TO_SHIFT``
Shift amount to get the timeout
``NVME_CAP_DSTRD_SHIFT``
Shift amount to get the doorbell stride
``NVME_CAP_NSSRC_SHIFT``
Shift amount to get the NVM subsystem reset supported
``NVME_CAP_CSS_SHIFT``
Shift amount to get the command sets supported
``NVME_CAP_BPS_SHIFT``
Shift amount to get the boot partition support
``NVME_CAP_CPS_SHIFT``
Shift amount to get the controller power scope
``NVME_CAP_MPSMIN_SHIFT``
Shift amount to get the memory page size minimum
``NVME_CAP_MPSMAX_SHIFT``
Shift amount to get the memory page size maximum
``NVME_CAP_PMRS_SHIFT``
Shift amount to get the persistent memory region supported
``NVME_CAP_CMBS_SHIFT``
Shift amount to get the controller memory buffer supported
``NVME_CAP_NSSS_SHIFT``
Shift amount to get the NVM subsystem shutdown supported
``NVME_CAP_CRMS_SHIFT``
Shift amount to get the controller ready modes supported
``NVME_CAP_MQES_MASK``
Mask to get the maximum queue entries supported
``NVME_CAP_CQR_MASK``
Mask to get the contiguous queues required
``NVME_CAP_AMS_MASK``
Mask to get the arbitration mechanism supported
``NVME_CAP_TO_MASK``
Mask to get the timeout
``NVME_CAP_DSTRD_MASK``
Mask to get the doorbell stride
``NVME_CAP_NSSRC_MASK``
Mask to get the NVM subsystem reset supported
``NVME_CAP_CSS_MASK``
Mask to get the command sets supported
``NVME_CAP_BPS_MASK``
Mask to get the boot partition support
``NVME_CAP_CPS_MASK``
Mask to get the controller power scope
``NVME_CAP_MPSMIN_MASK``
Mask to get the memory page size minimum
``NVME_CAP_MPSMAX_MASK``
Mask to get the memory page size maximum
``NVME_CAP_PMRS_MASK``
Mask to get the persistent memory region supported
``NVME_CAP_CMBS_MASK``
Mask to get the controller memory buffer supported
``NVME_CAP_NSSS_MASK``
Mask to get the NVM subsystem shutdown supported
``NVME_CAP_CRMS_MASK``
Mask to get the controller ready modes supported
``NVME_CAP_AMS_WRR``
Weighted round robin with urgent priority class
``NVME_CAP_AMS_VS``
Vendor specific
``NVME_CAP_CSS_NVM``
NVM command set or a discovery controller
``NVME_CAP_CSS_CSI``
Controller supports one or more I/O command sets
``NVME_CAP_CSS_ADMIN``
No I/O command set is supported
``NVME_CAP_CPS_NONE``
Not reported
``NVME_CAP_CPS_CTRL``
Controller scope
``NVME_CAP_CPS_DOMAIN``
Domain scope
``NVME_CAP_CPS_NVMS``
NVM subsystem scope
``NVME_CAP_CRWMS``
Controller ready with media support
``NVME_CAP_CRIMS``
Controller ready independent of media support
.. c:enum:: nvme_vs
This field indicates the version
**Constants**
``NVME_VS_TER_SHIFT``
Shift amount to get the tertiary version
``NVME_VS_MNR_SHIFT``
Shift amount to get the minor version
``NVME_VS_MJR_SHIFT``
Shift amount to get the major version
``NVME_VS_TER_MASK``
Mask to get the tertiary version
``NVME_VS_MNR_MASK``
Mask to get the minor version
``NVME_VS_MJR_MASK``
Mask to get the major version
.. c:enum:: nvme_cc
This field indicates the controller configuration
**Constants**
``NVME_CC_EN_SHIFT``
Shift amount to get the enable
``NVME_CC_CSS_SHIFT``
Shift amount to get the I/O command set selected
``NVME_CC_MPS_SHIFT``
Shift amount to get the memory page size
``NVME_CC_AMS_SHIFT``
Shift amount to get the arbitration mechanism selected
``NVME_CC_SHN_SHIFT``
Shift amount to get the shutdown notification
``NVME_CC_IOSQES_SHIFT``
Shift amount to get the I/O submission queue entry size
``NVME_CC_IOCQES_SHIFT``
Shift amount to get the I/O completion queue entry size
``NVME_CC_CRIME_SHIFT``
Shift amount to get the controller ready independent of media enable
``NVME_CC_EN_MASK``
Mask to get the enable
``NVME_CC_CSS_MASK``
Mask to get the I/O command set selected
``NVME_CC_MPS_MASK``
Mask to get the memory page size
``NVME_CC_AMS_MASK``
Mask to get the arbitration mechanism selected
``NVME_CC_SHN_MASK``
Mask to get the shutdown notification
``NVME_CC_CRIME_MASK``
Mask to get the I/O submission queue entry size
``NVME_CC_IOSQES_MASK``
Mask to get the I/O completion queue entry size
``NVME_CC_IOCQES_MASK``
Mask to get the controller ready independent of media enable
``NVME_CC_CSS_NVM``
NVM command set
``NVME_CC_CSS_CSI``
All supported I/O command sets
``NVME_CC_CSS_ADMIN``
Admin command set only
``NVME_CC_AMS_RR``
Round robin
``NVME_CC_AMS_WRRU``
Weighted round robin with urgent priority class
``NVME_CC_AMS_VS``
Vendor specific
``NVME_CC_SHN_NONE``
No notification; no effect
``NVME_CC_SHN_NORMAL``
Normal shutdown notification
``NVME_CC_SHN_ABRUPT``
Abrupt shutdown notification
``NVME_CC_CRWME``
Controller ready with media enable
``NVME_CC_CRIME``
Controller ready independent of media enable
.. c:enum:: nvme_csts
This field indicates the controller status register
**Constants**
``NVME_CSTS_RDY_SHIFT``
Shift amount to get the ready
``NVME_CSTS_CFS_SHIFT``
Shift amount to get the controller fatal status
``NVME_CSTS_SHST_SHIFT``
Shift amount to get the shutdown status
``NVME_CSTS_NSSRO_SHIFT``
Shift amount to get the NVM subsystem reset occurred
``NVME_CSTS_PP_SHIFT``
Shift amount to get the processing paused
``NVME_CSTS_ST_SHIFT``
Shift amount to get the shutdown type
``NVME_CSTS_RDY_MASK``
Mask to get the ready
``NVME_CSTS_CFS_MASK``
Mask to get the controller fatal status
``NVME_CSTS_SHST_MASK``
Mask to get the shutdown status
``NVME_CSTS_NSSRO_MASK``
Mask to get the NVM subsystem reset occurred
``NVME_CSTS_PP_MASK``
Mask to get the processing paused
``NVME_CSTS_ST_MASK``
Mask to get the shutdown type
``NVME_CSTS_SHST_NORMAL``
Normal operation
``NVME_CSTS_SHST_OCCUR``
Shutdown processing occurring
``NVME_CSTS_SHST_CMPLT``
Shutdown processing complete
``NVME_CSTS_SHN_MASK``
Deprecated mask to get the shutdown status
.. c:enum:: nvme_aqa
This field indicates the admin queue attributes
**Constants**
``NVME_AQA_ASQS_SHIFT``
Shift amount to get the admin submission queue size
``NVME_AQA_ACQS_SHIFT``
Shift amount to get the admin completion queue size
``NVME_AQA_ASQS_MASK``
Mask to get the admin submission queue size
``NVME_AQA_ACQS_MASK``
Mask to get the admin completion queue size
.. c:enum:: nvme_asq
This field indicates the admin submission queue base address
**Constants**
``NVME_ASQ_ASQB_SHIFT``
Shift amount to get the admin submission queue base
.. c:enum:: nvme_acq
This field indicates the admin completion queue base address
**Constants**
``NVME_ACQ_ACQB_SHIFT``
Shift amount to get the admin completion queue base
.. c:enum:: nvme_cmbloc
This field indicates the controller memory buffer location
**Constants**
``NVME_CMBLOC_BIR_SHIFT``
Shift amount to get the base indicator register
``NVME_CMBLOC_CQMMS_SHIFT``
Shift amount to get the CMB queue mixed memory support
``NVME_CMBLOC_CQPDS_SHIFT``
Shift amount to get the CMB queue physically discontiguous support
``NVME_CMBLOC_CDPLMS_SHIFT``
Shift amount to get the CMB data pointer mixed locations support
``NVME_CMBLOC_CDPCILS_SHIFT``
Shift amount to get the CMB data pointer and command independent locations support
``NVME_CMBLOC_CDMMMS_SHIFT``
Shift amount to get the CMB data metadata mixed memory support
``NVME_CMBLOC_CQDA_SHIFT``
Shift amount to get the CMB queue dword alignment
``NVME_CMBLOC_OFST_SHIFT``
Shift amount to get the offset
``NVME_CMBLOC_BIR_MASK``
Mask to get the base indicator register
``NVME_CMBLOC_CQMMS_MASK``
Mask to get the CMB queue mixed memory support
``NVME_CMBLOC_CQPDS_MASK``
Mask to get the CMB queue physically discontiguous support
``NVME_CMBLOC_CDPLMS_MASK``
Mask to get the CMB data pointer mixed locations support
``NVME_CMBLOC_CDPCILS_MASK``
Mask to get the CMB data pointer and command independent locations support
``NVME_CMBLOC_CDMMMS_MASK``
Mask to get the CMB data metadata mixed memory support
``NVME_CMBLOC_CQDA_MASK``
Mask to get the CMB queue dword alignment
``NVME_CMBLOC_OFST_MASK``
Mask to get the offset
.. c:enum:: nvme_cmbsz
This field indicates the controller memory buffer size
**Constants**
``NVME_CMBSZ_SQS_SHIFT``
Shift amount to get the submission queue support
``NVME_CMBSZ_CQS_SHIFT``
Shift amount to get the completion queue support
``NVME_CMBSZ_LISTS_SHIFT``
Shift amount to get the PLP SGL list support
``NVME_CMBSZ_RDS_SHIFT``
Shift amount to get the read data support
``NVME_CMBSZ_WDS_SHIFT``
Shift amount to get the write data support
``NVME_CMBSZ_SZU_SHIFT``
Shift amount to get the size units
``NVME_CMBSZ_SZ_SHIFT``
Shift amount to get the size
``NVME_CMBSZ_SQS_MASK``
Mask to get the submission queue support
``NVME_CMBSZ_CQS_MASK``
Mask to get the completion queue support
``NVME_CMBSZ_LISTS_MASK``
Mask to get the PLP SGL list support
``NVME_CMBSZ_RDS_MASK``
Mask to get the read data support
``NVME_CMBSZ_WDS_MASK``
Mask to get the write data support
``NVME_CMBSZ_SZU_MASK``
Mask to get the size units
``NVME_CMBSZ_SZ_MASK``
Mask to get the size
``NVME_CMBSZ_SZU_4K``
4 KiB
``NVME_CMBSZ_SZU_64K``
64 KiB
``NVME_CMBSZ_SZU_1M``
1 MiB
``NVME_CMBSZ_SZU_16M``
16 MiB
``NVME_CMBSZ_SZU_256M``
256 MiB
``NVME_CMBSZ_SZU_4G``
4 GiB
``NVME_CMBSZ_SZU_64G``
64 GiB
.. c:function:: __u64 nvme_cmb_size (__u32 cmbsz)
Calculate size of the controller memory buffer
**Parameters**
``__u32 cmbsz``
Value from controller register ``NVME_REG_CMBSZ``
**Return**
size of controller memory buffer in bytes
.. c:enum:: nvme_bpinfo
This field indicates the boot partition information
**Constants**
``NVME_BPINFO_BPSZ_SHIFT``
Shift amount to get the boot partition size
``NVME_BPINFO_BRS_SHIFT``
Shift amount to get the boot read status
``NVME_BPINFO_ABPID_SHIFT``
Shift amount to get the active boot partition ID
``NVME_BPINFO_BPSZ_MASK``
Mask to get the boot partition size
``NVME_BPINFO_BRS_MASK``
Mask to get the boot read status
``NVME_BPINFO_ABPID_MASK``
Mask to get the active boot partition ID
``NVME_BPINFO_BRS_NONE``
No boot partition read operation requested
``NVME_BPINFO_BRS_READ_IN_PROGRESS``
Boot partition read in progress
``NVME_BPINFO_BRS_READ_SUCCESS``
Boot partition read completed successfully
``NVME_BPINFO_BRS_READ_ERROR``
Error completing boot partition read
.. c:enum:: nvme_bprsel
This field indicates the boot partition read select
**Constants**
``NVME_BPRSEL_BPRSZ_SHIFT``
Shift amount to get the boot partition read size
``NVME_BPRSEL_BPROF_SHIFT``
Shift amount to get the boot partition read offset
``NVME_BPRSEL_BPID_SHIFT``
Shift amount to get the boot partition identifier
``NVME_BPRSEL_BPRSZ_MASK``
Mask to get the boot partition read size
``NVME_BPRSEL_BPROF_MASK``
Mask to get the boot partition read offset
``NVME_BPRSEL_BPID_MASK``
Mask to get the boot partition identifier
.. c:enum:: nvme_bpmbl
This field indicates the boot partition memory buffer location
**Constants**
``NVME_BPMBL_BMBBA_SHIFT``
Shift amount to get the boot partition memory buffer base address
.. c:enum:: nvme_cmbmsc
This field indicates the controller memory buffer memory space control
**Constants**
``NVME_CMBMSC_CRE_SHIFT``
Shift amount to get the capabilities registers enabled
``NVME_CMBMSC_CMSE_SHIFT``
Shift amount to get the controller memory space enable
``NVME_CMBMSC_CBA_SHIFT``
Shift amount to get the controller base address
``NVME_CMBMSC_CRE_MASK``
Mask to get the capabilities registers enabled
``NVME_CMBMSC_CMSE_MASK``
Mask to get the controller memory space enable
.. c:enum:: nvme_cmbsts
This field indicates the controller memory buffer status
**Constants**
``NVME_CMBSTS_CBAI_SHIFT``
Shift amount to get the controller base address invalid
``NVME_CMBSTS_CBAI_MASK``
Mask to get the controller base address invalid
.. c:enum:: nvme_unit
Defined buffer size and write throughput granularity units
**Constants**
``NVME_UNIT_B``
Bytes or Bytes/second
``NVME_UNIT_1K``
1 KiB or 1 KiB/second
``NVME_UNIT_1M``
1 MiB or 1 MiB/second
``NVME_UNIT_1G``
1 GiB or 1 GiB/second
.. c:enum:: nvme_cmbebs
This field indicates the controller memory buffer elasticity buffer size
**Constants**
``NVME_CMBEBS_CMBSZU_SHIFT``
Shift amount to get the CMB elasticity buffer size units
``NVME_CMBEBS_RBB_SHIFT``
Shift amount to get the read bypass behavior
``NVME_CMBEBS_CMBWBZ_SHIFT``
Shift amount to get the CMB elasiticity buffer size base
``NVME_CMBEBS_CMBSZU_MASK``
Mask to get the CMB elasticity buffer size units
``NVME_CMBEBS_RBB_MASK``
Mask to get the read bypass behavior
``NVME_CMBEBS_CMBWBZ_MASK``
Mask to get the CMB elasiticity buffer size base
``NVME_CMBEBS_CMBSZU_B``
Bytes granularity
``NVME_CMBEBS_CMBSZU_1K``
1 KiB granularity
``NVME_CMBEBS_CMBSZU_1M``
1 MiB granularity
``NVME_CMBEBS_CMBSZU_1G``
1 GiB granularity
.. c:enum:: nvme_cmbswtp
This field indicates the controller memory buffer sustained write throughput
**Constants**
``NVME_CMBSWTP_CMBSWTU_SHIFT``
Shift amount to get the CMB sustained write throughput units
``NVME_CMBSWTP_CMBSWTV_SHIFT``
Shift amount to get the CMB sustained write throughput
``NVME_CMBSWTP_CMBSWTU_MASK``
Mask to get the CMB sustained write throughput units
``NVME_CMBSWTP_CMBSWTV_MASK``
Mask to get the CMB sustained write throughput
``NVME_CMBSWTP_CMBSWTU_B``
Bytes/second granularity
``NVME_CMBSWTP_CMBSWTU_1K``
1 KiB/second granularity
``NVME_CMBSWTP_CMBSWTU_1M``
1 MiB/second granularity
``NVME_CMBSWTP_CMBSWTU_1G``
1 GiB/second granularity
.. c:enum:: nvme_crto
This field indicates the controller ready timeouts
**Constants**
``NVME_CRTO_CRWMT_SHIFT``
Shift amount to get the controller ready with media timeout
``NVME_CRTO_CRIMT_SHIFT``
Shift amount to get the controller ready independent of media timeout
``NVME_CRTO_CRWMT_MASK``
Mask to get the controller ready with media timeout
``NVME_CRTO_CRIMT_MASK``
Mask to get the controller ready independent of media timeout
.. c:enum:: nvme_pmrcap
This field indicates the persistent memory region capabilities
**Constants**
``NVME_PMRCAP_RDS_SHIFT``
Shift amount to get the read data support
``NVME_PMRCAP_WDS_SHIFT``
Shift amount to get the write data support
``NVME_PMRCAP_BIR_SHIFT``
Shift amount to get the base indicator register
``NVME_PMRCAP_PMRTU_SHIFT``
Shift amount to get the persistent memory region time units
``NVME_PMRCAP_PMRWBM_SHIFT``
Shift amount to get the persistent memory region write barrier mechanisms
``NVME_PMRCAP_PMRTO_SHIFT``
Shift amount to get the persistent memory region timeout
``NVME_PMRCAP_CMSS_SHIFT``
Shift amount to get the controller memory space supported
``NVME_PMRCAP_PMRWMB_SHIFT``
Deprecated shift amount to get the persistent memory region write barrier mechanisms
``NVME_PMRCAP_RDS_MASK``
Mask to get the read data support
``NVME_PMRCAP_WDS_MASK``
Mask to get the write data support
``NVME_PMRCAP_BIR_MASK``
Mask to get the base indicator register
``NVME_PMRCAP_PMRTU_MASK``
Mask to get the persistent memory region time units
``NVME_PMRCAP_PMRWBM_MASK``
Mask to get the persistent memory region write barrier mechanisms
``NVME_PMRCAP_PMRTO_MASK``
Mask to get the persistent memory region timeout
``NVME_PMRCAP_CMSS_MASK``
Mask to get the controller memory space supported
``NVME_PMRCAP_PMRWMB_MASK``
Deprecated mask to get the persistent memory region write barrier mechanisms
``NVME_PMRCAP_PMRTU_500MS``
500 milliseconds
``NVME_PMRCAP_PMRTU_60S``
minutes
.. c:enum:: nvme_pmrctl
This field indicates the persistent memory region control
**Constants**
``NVME_PMRCTL_EN_SHIFT``
Shift amount to get the enable
``NVME_PMRCTL_EN_MASK``
Mask to get the enable
.. c:enum:: nvme_pmrsts
This field indicates the persistent memory region status
**Constants**
``NVME_PMRSTS_ERR_SHIFT``
Shift amount to get the error
``NVME_PMRSTS_NRDY_SHIFT``
Shift amount to get the not ready
``NVME_PMRSTS_HSTS_SHIFT``
Shift amount to get the health status
``NVME_PMRSTS_CBAI_SHIFT``
Shift amount to get the controller base address invalid
``NVME_PMRSTS_ERR_MASK``
Mask to get the error
``NVME_PMRSTS_NRDY_MASK``
Mask to get the not ready
``NVME_PMRSTS_HSTS_MASK``
Mask to get the health status
``NVME_PMRSTS_CBAI_MASK``
Mask to get the controller base address invalid
.. c:enum:: nvme_pmrebs
This field indicates the persistent memory region elasticity buffer size
**Constants**
``NVME_PMREBS_PMRSZU_SHIFT``
Shift amount to get the PMR elasticity buffer size units
``NVME_PMREBS_RBB_SHIFT``
Shift amount to get the read bypass behavior
``NVME_PMREBS_PMRWBZ_SHIFT``
Shift amount to get the PMR elasticity buffer size base
``NVME_PMREBS_PMRSZU_MASK``
Mask to get the PMR elasticity buffer size units
``NVME_PMREBS_RBB_MASK``
Mask to get the read bypass behavior
``NVME_PMREBS_PMRWBZ_MASK``
Mask to get the PMR elasticity buffer size base
``NVME_PMREBS_PMRSZU_B``
Bytes
``NVME_PMREBS_PMRSZU_1K``
1 KiB
``NVME_PMREBS_PMRSZU_1M``
1 MiB
``NVME_PMREBS_PMRSZU_1G``
1 GiB
.. c:function:: __u64 nvme_pmr_size (__u32 pmrebs)
Calculate size of persistent memory region elasticity buffer
**Parameters**
``__u32 pmrebs``
Value from controller register ``NVME_REG_PMREBS``
**Return**
size of controller persistent memory buffer in bytes
.. c:enum:: nvme_pmrswtp
This field indicates the persistent memory region sustained write throughput
**Constants**
``NVME_PMRSWTP_PMRSWTU_SHIFT``
Shift amount to get the PMR sustained write throughput units
``NVME_PMRSWTP_PMRSWTV_SHIFT``
Shift amount to get the PMR sustained write throughput
``NVME_PMRSWTP_PMRSWTU_MASK``
Mask to get the PMR sustained write throughput units
``NVME_PMRSWTP_PMRSWTV_MASK``
Mask to get the PMR sustained write throughput
``NVME_PMRSWTP_PMRSWTU_BPS``
Bytes per second
``NVME_PMRSWTP_PMRSWTU_KBPS``
1 KiB / s
``NVME_PMRSWTP_PMRSWTU_MBPS``
1 MiB / s
``NVME_PMRSWTP_PMRSWTU_GBPS``
1 GiB / s
.. c:function:: __u64 nvme_pmr_throughput (__u32 pmrswtp)
Calculate throughput of persistent memory buffer
**Parameters**
``__u32 pmrswtp``
Value from controller register ``NVME_REG_PMRSWTP``
**Return**
throughput of controller persistent memory buffer in bytes/second
.. c:enum:: nvme_pmrmsc
This field indicates the persistent memory region memory space control
**Constants**
``NVME_PMRMSC_CMSE_SHIFT``
Shift amount to get the controller memory space enable
``NVME_PMRMSC_CBA_SHIFT``
Shift amount to get the controller base address
``NVME_PMRMSC_CMSE_MASK``
Mask to get the controller memory space enable
.. c:enum:: nvme_flbas
This field indicates the formatted LBA size
**Constants**
``NVME_FLBAS_LOWER_SHIFT``
Shift amount to get the format index least significant 4 bits
``NVME_FLBAS_META_EXT_SHIFT``
Shift amount to get the metadata transferred
``NVME_FLBAS_HIGHER_SHIFT``
Shift amount to get the format index most significant 2 bits
``NVME_FLBAS_LOWER_MASK``
Mask to get the format index least significant 4 bits
``NVME_FLBAS_META_EXT_MASK``
Mask to get the metadata transferred
``NVME_FLBAS_HIGHER_MASK``
Mask to get the format index most significant 2 bits
.. c:enum:: nvme_psd_flags
Possible flag values in nvme power state descriptor
**Constants**
``NVME_PSD_FLAGS_MXPS``
Indicates the scale for the Maximum Power
field. If this bit is cleared, then the scale of the
Maximum Power field is in 0.01 Watts. If this bit is
set, then the scale of the Maximum Power field is in
0.0001 Watts.
``NVME_PSD_FLAGS_NOPS``
Indicates whether the controller processes I/O
commands in this power state. If this bit is cleared,
then the controller processes I/O commands in this
power state. If this bit is set, then the controller
does not process I/O commands in this power state.
.. c:enum:: nvme_psd_ps
Known values for :c:type:`struct nvme_psd <nvme_psd>` ``ips`` and ``aps``. Use with nvme_psd_power_scale() to extract the power scale field to match this enum.
**Constants**
``NVME_PSD_PS_NOT_REPORTED``
Not reported
``NVME_PSD_PS_100_MICRO_WATT``
0.0001 watt scale
``NVME_PSD_PS_10_MILLI_WATT``
0.01 watt scale
.. c:function:: unsigned int nvme_psd_power_scale (__u8 ps)
power scale occupies the upper 3 bits
**Parameters**
``__u8 ps``
power scale value
**Return**
power scale value
.. c:enum:: nvme_psd_workload
Specifies a workload hint in the Power Management Feature (see :c:type:`struct nvme_psd <nvme_psd>`.apw) to inform the NVM subsystem or indicate the conditions for the active power level.
**Constants**
``NVME_PSD_WORKLOAD_NP``
The workload is unknown or not provided.
``NVME_PSD_WORKLOAD_1``
Extended Idle Period with a Burst of Random Write
consists of five minutes of idle followed by
thirty-two random write commands of size 1 MiB
submitted to a single controller while all other
controllers in the NVM subsystem are idle, and then
thirty (30) seconds of idle.
``NVME_PSD_WORKLOAD_2``
Heavy Sequential Writes consists of 80,000
sequential write commands of size 128 KiB submitted to
a single controller while all other controllers in the
NVM subsystem are idle. The submission queue(s)
should be sufficiently large allowing the host to
ensure there are multiple commands pending at all
times during the workload.
.. c:struct:: nvme_id_psd
Power Management data structure
**Definition**
::
struct nvme_id_psd {
__le16 mp;
__u8 rsvd2;
__u8 flags;
__le32 enlat;
__le32 exlat;
__u8 rrt;
__u8 rrl;
__u8 rwt;
__u8 rwl;
__le16 idlp;
__u8 ips;
__u8 rsvd19;
__le16 actp;
__u8 apws;
__u8 epfrt;
__u8 fqvt;
__u8 epfvt;
__u8 epfr_fqv_ts;
__u8 epfvts;
__u8 rsvd28[4];
};
**Members**
``mp``
Maximum Power indicates the sustained maximum power consumed by the
NVM subsystem in this power state. The power in Watts is equal to
the value in this field multiplied by the scale specified in the Max
Power Scale bit (see :c:type:`enum nvme_psd_flags <nvme_psd_flags>`). A value of 0 indicates
Maximum Power is not reported.
``rsvd2``
Reserved
``flags``
Additional decoding flags, see :c:type:`enum nvme_psd_flags <nvme_psd_flags>`.
``enlat``
Entry Latency indicates the maximum latency in microseconds
associated with entering this power state. A value of 0 indicates
Entry Latency is not reported.
``exlat``
Exit Latency indicates the maximum latency in microseconds
associated with exiting this power state. A value of 0 indicates
Exit Latency is not reported.
``rrt``
Relative Read Throughput indicates the read throughput rank
associated with this power state relative to others. The value in
this is less than the number of supported power states.
``rrl``
Relative Read Latency indicates the read latency rank associated
with this power state relative to others. The value in this field is
less than the number of supported power states.
``rwt``
Relative Write Throughput indicates write throughput rank associated
with this power state relative to others. The value in this field is
less than the number of supported power states
``rwl``
Relative Write Latency indicates the write latency rank associated
with this power state relative to others. The value in this field is
less than the number of supported power states
``idlp``
Idle Power indicates the typical power consumed by the NVM
subsystem over 30 seconds in this power state when idle.
``ips``
Idle Power Scale indicates the scale for :c:type:`struct nvme_id_psd <nvme_id_psd>`.idlp,
see :c:type:`enum nvme_psd_ps <nvme_psd_ps>` for decoding this field.
``rsvd19``
Reserved
``actp``
Active Power indicates the largest average power consumed by the
NVM subsystem over a 10 second period in this power state with
the workload indicated in the Active Power Workload field.
``apws``
Bits 7-6: Active Power Scale(APS) indicates the scale for the :c:type:`struct
nvme_id_psd <nvme_id_psd>`.actp, see :c:type:`enum nvme_psd_ps <nvme_psd_ps>` for decoding this value.
Bits 2-0: Active Power Workload(APW) indicates the workload
used to calculate maximum power for this power state.
See :c:type:`enum nvme_psd_workload <nvme_psd_workload>` for decoding this field.
``epfrt``
Emergency power fail recovery time
``fqvt``
Forced quiescence vault time
``epfvt``
Emergency power fail vault time
``epfr_fqv_ts``
Bits 7-4: Forced quiescence vault time scale
Bits 3-0: Emergency power fail recovery time scale
``epfvts``
Bits 3-0: Emergency power fail vault time scale
``rsvd28``
Reserved
.. c:struct:: nvme_id_ctrl
Identify Controller data structure
**Definition**
::
struct nvme_id_ctrl {
__le16 vid;
__le16 ssvid;
char sn[20];
char mn[40];
char fr[8];
__u8 rab;
__u8 ieee[3];
__u8 cmic;
__u8 mdts;
__le16 cntlid;
__le32 ver;
__le32 rtd3r;
__le32 rtd3e;
__le32 oaes;
__le32 ctratt;
__le16 rrls;
__u8 bpcap;
__u8 rsvd103;
__le32 nssl;
__u8 rsvd108[2];
__u8 plsi;
__u8 cntrltype;
__u8 fguid[16];
__le16 crdt1;
__le16 crdt2;
__le16 crdt3;
__u8 crcap;
__u8 rsvd135[118];
__u8 nvmsr;
__u8 vwci;
__u8 mec;
__le16 oacs;
__u8 acl;
__u8 aerl;
__u8 frmw;
__u8 lpa;
__u8 elpe;
__u8 npss;
__u8 avscc;
__u8 apsta;
__le16 wctemp;
__le16 cctemp;
__le16 mtfa;
__le32 hmpre;
__le32 hmmin;
__u8 tnvmcap[16];
__u8 unvmcap[16];
__le32 rpmbs;
__le16 edstt;
__u8 dsto;
__u8 fwug;
__le16 kas;
__le16 hctma;
__le16 mntmt;
__le16 mxtmt;
__le32 sanicap;
__le32 hmminds;
__le16 hmmaxd;
__le16 nsetidmax;
__le16 endgidmax;
__u8 anatt;
__u8 anacap;
__le32 anagrpmax;
__le32 nanagrpid;
__le32 pels;
__le16 domainid;
__u8 kpioc;
__u8 rsvd359;
__le16 mptfawr;
__u8 rsvd362[6];
__u8 megcap[16];
__u8 tmpthha;
__u8 rsvd385;
__le16 cqt;
__u8 rsvd388[124];
__u8 sqes;
__u8 cqes;
__le16 maxcmd;
__le32 nn;
__le16 oncs;
__le16 fuses;
__u8 fna;
__u8 vwc;
__le16 awun;
__le16 awupf;
__u8 icsvscc;
__u8 nwpc;
__le16 acwu;
__le16 ocfs;
__le32 sgls;
__le32 mnan;
__u8 maxdna[16];
__le32 maxcna;
__le32 oaqd;
__u8 rhiri;
__u8 hirt;
__le16 cmmrtd;
__le16 nmmrtd;
__u8 minmrtg;
__u8 maxmrtg;
__u8 trattr;
__u8 rsvd577;
__le16 mcudmq;
__le16 mnsudmq;
__le16 mcmr;
__le16 nmcmr;
__le16 mcdqpc;
__u8 rsvd588[180];
char subnqn[NVME_NQN_LENGTH];
__u8 rsvd1024[768];
__le32 ioccsz;
__le32 iorcsz;
__le16 icdoff;
__u8 fcatt;
__u8 msdbd;
__le16 ofcs;
__u8 dctype;
__u8 rsvd1807[241];
struct nvme_id_psd psd[32];
__u8 vs[1024];
};
**Members**
``vid``
PCI Vendor ID, the company vendor identifier that is assigned by
the PCI SIG.
``ssvid``
PCI Subsystem Vendor ID, the company vendor identifier that is
assigned by the PCI SIG for the subsystem.
``sn``
Serial Number in ASCII
``mn``
Model Number in ASCII
``fr``
Firmware Revision in ASCII, the currently active firmware
revision for the NVM subsystem
``rab``
Recommended Arbitration Burst, reported as a power of two
``ieee``
IEEE assigned Organization Unique Identifier
``cmic``
Controller Multipath IO and Namespace Sharing Capabilities of
the controller and NVM subsystem. See :c:type:`enum nvme_id_ctrl_cmic <nvme_id_ctrl_cmic>`.
``mdts``
Max Data Transfer Size is the largest data transfer size. The
host should not submit a command that exceeds this maximum data
transfer size. The value is in units of the minimum memory page
size (CAP.MPSMIN) and is reported as a power of two
``cntlid``
Controller ID, the NVM subsystem unique controller identifier
associated with the controller.
``ver``
Version, this field contains the value reported in the Version
register, or property (see :c:type:`enum nvme_registers <nvme_registers>` ``NVME_REG_VS``).
``rtd3r``
RTD3 Resume Latency, the expected latency in microseconds to resume
from Runtime D3
``rtd3e``
RTD3 Exit Latency, the typical latency in microseconds to enter
Runtime D3.
``oaes``
Optional Async Events Supported, see **enum** nvme_id_ctrl_oaes.
``ctratt``
Controller Attributes, see **enum** nvme_id_ctrl_ctratt.
``rrls``
Read Recovery Levels. If a bit is set, then the corresponding
Read Recovery Level is supported. If a bit is cleared, then the
corresponding Read Recovery Level is not supported.
``bpcap``
Boot Partition Capabilities, see :c:type:`enum nvme_id_ctrl_bpcap <nvme_id_ctrl_bpcap>`.
``rsvd103``
Reserved
``nssl``
NVM Subsystem Shutdown Latency (NSSL). This field indicates the
typical latency in microseconds for an NVM Subsystem Shutdown to
complete.
``rsvd108``
Reserved
``plsi``
Power Loss Signaling Information (PLSI), see :c:type:`enum nvme_id_ctrl_plsi <nvme_id_ctrl_plsi>`
``cntrltype``
Controller Type, see :c:type:`enum nvme_id_ctrl_cntrltype <nvme_id_ctrl_cntrltype>`
``fguid``
FRU GUID, a 128-bit value that is globally unique for a given
Field Replaceable Unit
``crdt1``
Controller Retry Delay time in 100 millisecond units if CQE CRD
field is 1
``crdt2``
Controller Retry Delay time in 100 millisecond units if CQE CRD
field is 2
``crdt3``
Controller Retry Delay time in 100 millisecond units if CQE CRD
field is 3
``crcap``
Controller Reachability Capabilities (CRCAP), see
:c:type:`enum nvme_id_ctrl_crcap <nvme_id_ctrl_crcap>`
``rsvd135``
Reserved
``nvmsr``
NVM Subsystem Report, see :c:type:`enum nvme_id_ctrl_nvmsr <nvme_id_ctrl_nvmsr>`
``vwci``
VPD Write Cycle Information, see :c:type:`enum nvme_id_ctrl_vwci <nvme_id_ctrl_vwci>`
``mec``
Management Endpoint Capabilities, see :c:type:`enum nvme_id_ctrl_mec <nvme_id_ctrl_mec>`
``oacs``
Optional Admin Command Support,the optional Admin commands and
features supported by the controller, see :c:type:`enum nvme_id_ctrl_oacs <nvme_id_ctrl_oacs>`.
``acl``
Abort Command Limit, the maximum number of concurrently
executing Abort commands supported by the controller. This is a
0's based value.
``aerl``
Async Event Request Limit, the maximum number of concurrently
outstanding Asynchronous Event Request commands supported by the
controller This is a 0's based value.
``frmw``
Firmware Updates indicates capabilities regarding firmware
updates. See :c:type:`enum nvme_id_ctrl_frmw <nvme_id_ctrl_frmw>`.
``lpa``
Log Page Attributes, see :c:type:`enum nvme_id_ctrl_lpa <nvme_id_ctrl_lpa>`.
``elpe``
Error Log Page Entries, the maximum number of Error Information
log entries that are stored by the controller. This field is a
0's based value.
``npss``
Number of Power States Supported, the number of NVM Express
power states supported by the controller, indicating the number
of valid entries in :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.psd. This is a 0's
based value.
``avscc``
Admin Vendor Specific Command Configuration, see
:c:type:`enum nvme_id_ctrl_avscc <nvme_id_ctrl_avscc>`.
``apsta``
Autonomous Power State Transition Attributes, see
:c:type:`enum nvme_id_ctrl_apsta <nvme_id_ctrl_apsta>`.
``wctemp``
Warning Composite Temperature Threshold indicates
the minimum Composite Temperature field value (see :c:type:`struct
nvme_smart_log <nvme_smart_log>`.critical_comp_time) that indicates an overheating
condition during which controller operation continues.
``cctemp``
Critical Composite Temperature Threshold, field indicates the
minimum Composite Temperature field value (see :c:type:`struct
nvme_smart_log <nvme_smart_log>`.critical_comp_time) that indicates a critical
overheating condition.
``mtfa``
Maximum Time for Firmware Activation indicates the maximum time
the controller temporarily stops processing commands to activate
the firmware image, specified in 100 millisecond units. This
field is always valid if the controller supports firmware
activation without a reset.
``hmpre``
Host Memory Buffer Preferred Size indicates the preferred size
that the host is requested to allocate for the Host Memory
Buffer feature in 4 KiB units.
``hmmin``
Host Memory Buffer Minimum Size indicates the minimum size that
the host is requested to allocate for the Host Memory Buffer
feature in 4 KiB units.
``tnvmcap``
Total NVM Capacity, the total NVM capacity in the NVM subsystem.
The value is in bytes.
``unvmcap``
Unallocated NVM Capacity, the unallocated NVM capacity in the
NVM subsystem. The value is in bytes.
``rpmbs``
Replay Protected Memory Block Support, see
:c:type:`enum nvme_id_ctrl_rpmbs <nvme_id_ctrl_rpmbs>`.
``edstt``
Extended Device Self-test Time, if Device Self-test command is
supported (see :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.oacs, ``NVME_CTRL_OACS_SELF_TEST``),
then this field indicates the nominal amount of time in one
minute units that the controller takes to complete an extended
device self-test operation when in power state 0.
``dsto``
Device Self-test Options, see :c:type:`enum nvme_id_ctrl_dsto <nvme_id_ctrl_dsto>`.
``fwug``
Firmware Update Granularity indicates the granularity and
alignment requirement of the firmware image being updated by the
Firmware Image Download command. The value is reported in 4 KiB
units. A value of 0h indicates no information on granularity is
provided. A value of FFh indicates no restriction
``kas``
Keep Alive Support indicates the granularity of the Keep Alive
Timer in 100 millisecond units.
``hctma``
Host Controlled Thermal Management Attributes, see
:c:type:`enum nvme_id_ctrl_hctm <nvme_id_ctrl_hctm>`.
``mntmt``
Minimum Thermal Management Temperature indicates the minimum
temperature, in degrees Kelvin, that the host may request in the
Thermal Management Temperature 1 field and Thermal Management
Temperature 2 field of a Set Features command with the Feature
Identifier field set to ``NVME_FEAT_FID_HCTM``.
``mxtmt``
Maximum Thermal Management Temperature indicates the maximum
temperature, in degrees Kelvin, that the host may request in the
Thermal Management Temperature 1 field and Thermal Management
Temperature 2 field of the Set Features command with the Feature
Identifier set to ``NVME_FEAT_FID_HCTM``.
``sanicap``
Sanitize Capabilities, see :c:type:`enum nvme_id_ctrl_sanicap <nvme_id_ctrl_sanicap>`
``hmminds``
Host Memory Buffer Minimum Descriptor Entry Size indicates the
minimum usable size of a Host Memory Buffer Descriptor Entry in
4 KiB units.
``hmmaxd``
Host Memory Maximum Descriptors Entries indicates the number of
usable Host Memory Buffer Descriptor Entries.
``nsetidmax``
NVM Set Identifier Maximum, defines the maximum value of a valid
NVM Set Identifier for any controller in the NVM subsystem.
``endgidmax``
Endurance Group Identifier Maximum, defines the maximum value of
a valid Endurance Group Identifier for any controller in the NVM
subsystem.
``anatt``
ANA Transition Time indicates the maximum amount of time, in
seconds, for a transition between ANA states or the maximum
amount of time, in seconds, that the controller reports the ANA
change state.
``anacap``
Asymmetric Namespace Access Capabilities, see
:c:type:`enum nvme_id_ctrl_anacap <nvme_id_ctrl_anacap>`.
``anagrpmax``
ANA Group Identifier Maximum indicates the maximum value of a
valid ANA Group Identifier for any controller in the NVM
subsystem.
``nanagrpid``
Number of ANA Group Identifiers indicates the number of ANA
groups supported by this controller.
``pels``
Persistent Event Log Size indicates the maximum reportable size
for the Persistent Event Log.
``domainid``
Domain Identifier indicates the identifier of the domain
that contains this controller.
``kpioc``
Key Per I/O Capabilities (KPIOC), see :c:type:`enum nvme_id_ctrl_kpioc <nvme_id_ctrl_kpioc>`
``rsvd359``
Reserved
``mptfawr``
Maximum Processing Time for Firmware Activation Without Reset
(MPTFAWR). This field shall indicate the estimated maximum time
in 100 ms units required by the controller to process a Firmware
Commit command that specifies a value of 011b in the Commit
Action field
``rsvd362``
Reserved
``megcap``
Max Endurance Group Capacity indicates the maximum capacity
of a single Endurance Group.
``tmpthha``
Temperature Threshold Hysteresis Attributes
``rsvd385``
Reserved
``cqt``
Command Quiesce Time (CQT). his field indicates the expected
worst-case time in 1 millisecond units for the controller to
quiesce all outstanding commands after a Keep Alive Timeout or
other communication loss.
``rsvd388``
Reserved
``sqes``
Submission Queue Entry Size, see :c:type:`enum nvme_id_ctrl_sqes <nvme_id_ctrl_sqes>`.
``cqes``
Completion Queue Entry Size, see :c:type:`enum nvme_id_ctrl_cqes <nvme_id_ctrl_cqes>`.
``maxcmd``
Maximum Outstanding Commands indicates the maximum number of
commands that the controller processes at one time for a
particular queue.
``nn``
Number of Namespaces indicates the maximum value of a valid
nsid for the NVM subsystem. If the MNAN (:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.mnan
field is cleared to 0h, then this field also indicates the
maximum number of namespaces supported by the NVM subsystem.
``oncs``
Optional NVM Command Support, see :c:type:`enum nvme_id_ctrl_oncs <nvme_id_ctrl_oncs>`.
``fuses``
Fused Operation Support, see :c:type:`enum nvme_id_ctrl_fuses <nvme_id_ctrl_fuses>`.
``fna``
Format NVM Attributes, see :c:type:`enum nvme_id_ctrl_fna <nvme_id_ctrl_fna>`.
``vwc``
Volatile Write Cache, see :c:type:`enum nvme_id_ctrl_vwc <nvme_id_ctrl_vwc>`.
``awun``
Atomic Write Unit Normal indicates the size of the write
operation guaranteed to be written atomically to the NVM across
all namespaces with any supported namespace format during normal
operation. This field is specified in logical blocks and is a
0's based value.
``awupf``
Atomic Write Unit Power Fail indicates the size of the write
operation guaranteed to be written atomically to the NVM across
all namespaces with any supported namespace format during a
power fail or error condition. This field is specified in
logical blocks and is a 0’s based value.
``icsvscc``
NVM Vendor Specific Command Configuration, see
:c:type:`enum nvme_id_ctrl_nvscc <nvme_id_ctrl_nvscc>`.
``nwpc``
Namespace Write Protection Capabilities, see
:c:type:`enum nvme_id_ctrl_nwpc <nvme_id_ctrl_nwpc>`.
``acwu``
Atomic Compare & Write Unit indicates the size of the write
operation guaranteed to be written atomically to the NVM across
all namespaces with any supported namespace format for a Compare
and Write fused operation. This field is specified in logical
blocks and is a 0’s based value.
``ocfs``
Optional Copy Formats Supported, each bit n means controller
supports Copy Format n.
``sgls``
SGL Support, see :c:type:`enum nvme_id_ctrl_sgls <nvme_id_ctrl_sgls>`
``mnan``
Maximum Number of Allowed Namespaces indicates the maximum
number of namespaces supported by the NVM subsystem.
``maxdna``
Maximum Domain Namespace Attachments indicates the maximum
of the sum of the number of namespaces attached to each I/O
controller in the Domain.
``maxcna``
Maximum I/O Controller Namespace Attachments indicates the
maximum number of namespaces that are allowed to be attached to
this I/O controller.
``oaqd``
Optimal Aggregated Queue Depth indicates the recommended maximum
total number of outstanding I/O commands across all I/O queues
on the controller for optimal operation.
``rhiri``
Recommended Host-Initiated Refresh Interval (RHIRI). If the
Host-Initiated Refresh capability is supported, then this field
indicates the recommended time interval in days from last power
down to the time at which the host should initiate the
Host-Initiated Refresh operation. If this field is cleared to
0h, then this field is not reported.
``hirt``
Host-Initiated Refresh Time (HIRT). If the Host-Initiated
Refresh capability is supported, then this field indicates the
nominal amount of time in minutes that the controller takes to
complete the Host-Initiated Refresh operation. If this field is
cleared to 0h, then this field is not reported.
``cmmrtd``
Controller Maximum Memory Range Tracking Descriptors indicates
the maximum number of Memory Range Tracking Descriptors the
controller supports.
``nmmrtd``
NVM Subsystem Maximum Memory Range Tracking Descriptors
indicates the maximum number of Memory Range Tracking Descriptors
the NVM subsystem supports.
``minmrtg``
Minimum Memory Range Tracking Granularity indicates the minimum
value supported in the Requested Memory Range Tracking
Granularity (RMRTG) field of the Track Memory Ranges data
structure.
``maxmrtg``
Maximum Memory Range Tracking Granularity indicates the maximum
value supported in the Requested Memory Range Tracking
Granularity (RMRTG) field of the Track Memory Ranges data
structure.
``trattr``
Tracking Attributes indicates supported attributes for the Track Send
command and Track Receive command. see :c:type:`enum nvme_id_ctrl_trattr <nvme_id_ctrl_trattr>`
``rsvd577``
Reserved
``mcudmq``
Maximum Controller User Data Migration Queues indicates the
maximum number of User Data Migration Queues supported by the
controller.
``mnsudmq``
Maximum NVM Subsystem User Data Migration Queues indicates the
maximum number of User Data Migration Queues supported by the NVM
subsystem.
``mcmr``
Maximum CDQ Memory Ranges indicates the maximum number of
memory ranges allowed to be specified by the PRP1 field of a
Controller Data Queue command.
``nmcmr``
NVM Subsystem Maximum CDQ Memory Ranges indicates the maximum
number of memory ranges for all Controller Data Queues in the
NVM subsystem.
``mcdqpc``
Maximum Controller Data Queue PRP Count indicates the maximum
number of PRPs allowed to be specified in the PRP list in the
Controller Data Queue command.
``rsvd588``
Reserved
``subnqn``
NVM Subsystem NVMe Qualified Name, UTF-8 null terminated string
``rsvd1024``
Reserved
``ioccsz``
I/O Queue Command Capsule Supported Size, defines the maximum
I/O command capsule size in 16 byte units.
``iorcsz``
I/O Queue Response Capsule Supported Size, defines the maximum
I/O response capsule size in 16 byte units.
``icdoff``
In Capsule Data Offset, defines the offset where data starts
within a capsule. This value is applicable to I/O Queues only.
``fcatt``
Fabrics Controller Attributes, see :c:type:`enum nvme_id_ctrl_fcatt <nvme_id_ctrl_fcatt>`.
``msdbd``
Maximum SGL Data Block Descriptors indicates the maximum
number of SGL Data Block or Keyed SGL Data Block descriptors
that a host is allowed to place in a capsule. A value of 0h
indicates no limit.
``ofcs``
Optional Fabric Commands Support, see :c:type:`enum nvme_id_ctrl_ofcs <nvme_id_ctrl_ofcs>`.
``dctype``
Discovery Controller Type (DCTYPE). This field indicates what
type of Discovery controller the controller is (see enum
nvme_id_ctrl_dctype)
``rsvd1807``
Reserved
``psd``
Power State Descriptors, see :c:type:`struct nvme_id_psd <nvme_id_psd>`.
``vs``
Vendor Specific
.. c:enum:: nvme_cmic
This field indicates the controller multi-path I/O and NS sharing capabilities
**Constants**
``NVME_CMIC_MULTI_PORT_SHIFT``
Shift amount to get the NVM subsystem port
``NVME_CMIC_MULTI_CTRL_SHIFT``
Shift amount to get the controllers
``NVME_CMIC_MULTI_SRIOV_SHIFT``
Shift amount to get the SR-IOV virtual function
``NVME_CMIC_MULTI_ANA_SHIFT``
Shift amount to get the asymmetric namespace access reporting
``NVME_CMIC_MULTI_RSVD_SHIFT``
Shift amount to get the reserved
``NVME_CMIC_MULTI_PORT_MASK``
Mask to get the NVM subsystem port
``NVME_CMIC_MULTI_CTRL_MASK``
Mask to get the controllers
``NVME_CMIC_MULTI_SRIOV_MASK``
Mask to get the SR-IOV virtual function
``NVME_CMIC_MULTI_ANA_MASK``
Mask to get the asymmetric namespace access reporting
``NVME_CMIC_MULTI_RSVD_MASK``
Mask to get the reserved
.. c:enum:: nvme_id_ctrl_cmic
Controller Multipath IO and Namespace Sharing Capabilities of the controller and NVM subsystem.
**Constants**
``NVME_CTRL_CMIC_MULTI_PORT``
If set, then the NVM subsystem may contain
more than one NVM subsystem port, otherwise
the NVM subsystem contains only a single
NVM subsystem port.
``NVME_CTRL_CMIC_MULTI_CTRL``
If set, then the NVM subsystem may contain
two or more controllers, otherwise the
NVM subsystem contains only a single
controller. An NVM subsystem that contains
multiple controllers may be used by
multiple hosts, or may provide multiple
paths for a single host.
``NVME_CTRL_CMIC_MULTI_SRIOV``
If set, then the controller is associated
with an SR-IOV Virtual Function, otherwise
it is associated with a PCI Function
or a Fabrics connection.
``NVME_CTRL_CMIC_MULTI_ANA_REPORTING``
If set, then the NVM subsystem supports
Asymmetric Namespace Access Reporting.
.. c:enum:: nvme_id_ctrl_oaes
Optional Asynchronous Events Supported
**Constants**
``NVME_CTRL_OAES_NA_SHIFT``
Shift amount to get the Namespace Attribute Notices event supported
``NVME_CTRL_OAES_FA_SHIFT``
Shift amount to get the Firmware Activation Notices event supported
``NVME_CTRL_OAES_ANA_SHIFT``
Shift amount to get the ANA Change Notices supported
``NVME_CTRL_OAES_PLEA_SHIFT``
Shift amount to get the Predictable Latency Event Aggregate Log
Change Notices event supported
``NVME_CTRL_OAES_LBAS_SHIFT``
Shift amount to get the LBA Status Information Notices event
supported
``NVME_CTRL_OAES_EGE_SHIFT``
Shift amount to get the Endurance Group Events Aggregate Log Change
Notices event supported
``NVME_CTRL_OAES_NS_SHIFT``
Shift amount to get the Normal NVM Subsystem Shutdown event supported
``NVME_CTRL_OAES_TTH_SHIFT``
Shift amount to get the Temperature Threshold Hysteresis Recovery
event supported
``NVME_CTRL_OAES_RGCNS_SHIFT``
Shift amount to get the Reachability Groups Change Notices supported
``NVME_CTRL_OAES_ANSAN_SHIFT``
Shift amount to get the Allocated Namespace Attribute Notices
supported
``NVME_CTRL_OAES_ZD_SHIFT``
Shift amount to get the Zone Descriptor Change Notifications supported
``NVME_CTRL_OAES_DL_SHIFT``
Shift amount to get the Discover Log Page Change Notifications
supported
``NVME_CTRL_OAES_NA_MASK``
Mask to get the Namespace Attribute Notices event supported
``NVME_CTRL_OAES_FA_MASK``
Mask to get the Firmware Activation Notices event supported
``NVME_CTRL_OAES_ANA_MASK``
Mask to get the ANA Change Notices supported
``NVME_CTRL_OAES_PLEA_MASK``
Mask to get the Predictable Latency Event Aggregate Log Change Notices
event supported
``NVME_CTRL_OAES_LBAS_MASK``
Mask to get the LBA Status Information Notices event supported
``NVME_CTRL_OAES_EGE_MASK``
Mask to get the Endurance Group Events Aggregate Log Change Notices
event supported
``NVME_CTRL_OAES_NS_MASK``
Mask to get the Normal NVM Subsystem Shutdown event supported
``NVME_CTRL_OAES_TTH_MASK``
Mask to get the Temperature Threshold Hysteresis Recovery event
supported
``NVME_CTRL_OAES_RGCNS_MASK``
Mask to get the Reachability Groups Change Notices supported
``NVME_CTRL_OAES_ANSAN_MASK``
Mask to get the Allocated Namespace Attribute Notices supported
``NVME_CTRL_OAES_ZD_MASK``
Mask to get the Zone Descriptor Change Notifications supported
``NVME_CTRL_OAES_DL_MASK``
Mask to get the Discover Log Page Change Notifications supported
``NVME_CTRL_OAES_NA``
Namespace Attribute Notices event supported
``NVME_CTRL_OAES_FA``
Firmware Activation Notices event supported
``NVME_CTRL_OAES_ANA``
ANA Change Notices supported
``NVME_CTRL_OAES_PLEA``
Predictable Latency Event Aggregate Log Change Notices event supported
``NVME_CTRL_OAES_LBAS``
LBA Status Information Notices event supported
``NVME_CTRL_OAES_EGE``
Endurance Group Events Aggregate Log Change Notices event supported
``NVME_CTRL_OAES_NS``
Normal NVM Subsystem Shutdown event supported
``NVME_CTRL_OAES_TTH``
Temperature Threshold Hysteresis Recovery event supported
``NVME_CTRL_OAES_RGCNS``
Reachability Groups Change Notices supported
``NVME_CTRL_OAES_ANSAN``
Allocated Namespace Attribute Notices supported
``NVME_CTRL_OAES_ZD``
Zone Descriptor Change Notifications supported
``NVME_CTRL_OAES_DL``
Discover Log Page Change Notifications supported
.. c:enum:: nvme_id_ctrl_ctratt
Controller attributes
**Constants**
``NVME_CTRL_CTRATT_128_ID``
128-bit Host Identifier supported
``NVME_CTRL_CTRATT_NON_OP_PSP``
Non-Operational Poser State Permissive Mode
supported
``NVME_CTRL_CTRATT_NVM_SETS``
NVM Sets supported
``NVME_CTRL_CTRATT_READ_RECV_LVLS``
Read Recovery Levels supported
``NVME_CTRL_CTRATT_ENDURANCE_GROUPS``
Endurance Groups supported
``NVME_CTRL_CTRATT_PREDICTABLE_LAT``
Predictable Latency Mode supported
``NVME_CTRL_CTRATT_TBKAS``
Traffic Based Keep Alive Support
``NVME_CTRL_CTRATT_NAMESPACE_GRANULARITY``
Namespace Granularity reporting
supported
``NVME_CTRL_CTRATT_SQ_ASSOCIATIONS``
SQ Associations supported
``NVME_CTRL_CTRATT_UUID_LIST``
UUID List reporting supported
``NVME_CTRL_CTRATT_MDS``
Multi-Domain Subsystem supported
``NVME_CTRL_CTRATT_FIXED_CAP``
Fixed Capacity Management supported
``NVME_CTRL_CTRATT_VARIABLE_CAP``
Variable Capacity Management supported
``NVME_CTRL_CTRATT_DEL_ENDURANCE_GROUPS``
Delete Endurance Groups supported
``NVME_CTRL_CTRATT_DEL_NVM_SETS``
Delete NVM Sets supported
``NVME_CTRL_CTRATT_ELBAS``
Extended LBA Formats supported
``NVME_CTRL_CTRATT_MEM``
MDTS and Size Limits Exclude Metadata supported
``NVME_CTRL_CTRATT_HMBR``
HMB Restrict Non-Operational Power State Access
``NVME_CTRL_CTRATT_RHII``
Reservations and Host Identifier Interaction
``NVME_CTRL_CTRATT_FDPS``
Flexible Data Placement supported
.. c:enum:: nvme_id_ctrl_bpcap
Boot Partition Capabilities
**Constants**
``NVME_CTRL_BACAP_RPMBBPWPS_SHIFT``
Shift amount to get the RPMB Boot Partition Write
Protection Support from the :c:type:`struct
nvme_id_ctrl <nvme_id_ctrl>`.bpcap field.
``NVME_CTRL_BACAP_SFBPWPS_SHIFT``
Shift amount to get the Set Features Boot Partition
Write Protection Support from the :c:type:`struct
nvme_id_ctrl <nvme_id_ctrl>`.bpcap field.
``NVME_CTRL_BACAP_RPMBBPWPS_MASK``
Mask to get the RPMB Boot Partition Write
Protection Support from the :c:type:`struct
nvme_id_ctrl <nvme_id_ctrl>`.bpcap field.
``NVME_CTRL_BACAP_SFBPWPS_MASK``
Mask to get the Set Features Boot Partition Write
Protection Support from the :c:type:`struct
nvme_id_ctrl <nvme_id_ctrl>`.bpcap field.
``NVME_CTRL_BACAP_RPMBBPWPS_NOT_SPECIFIED``
Support for RPMB Boot Partition Write Protection
is not specified.
``NVME_CTRL_BACAP_RPMBBPWPS_NOT_SUPPORTED``
RPMB Boot Partition Write Protection is not
supported by this controller.
``NVME_CTRL_BACAP_RPMBBPWPS_SUPPORTED``
RPMB Boot Partition Write Protection is supported
by this controller.
.. c:enum:: nvme_id_ctrl_plsi
Power Loss Signaling Information
**Constants**
``NVME_CTRL_PLSI_PLSEPF_SHIFT``
Shift amount to get the PLS Emergency Power Fail from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.plsi field.
``NVME_CTRL_PLSI_PLSFQ_SHIFT``
Shift amount to get the PLS Forced Quiescence from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.plsi field.
``NVME_CTRL_PLSI_PLSEPF_MASK``
Mask to get the PLS Emergency Power Fail from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.plsi field.
``NVME_CTRL_PLSI_PLSFQ_MASK``
Mask to get the PLS Forced Quiescence from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.plsi field.
.. c:enum:: nvme_id_ctrl_crcap
Power Loss Signaling Information
**Constants**
``NVME_CTRL_CRCAP_RRSUP_SHIFT``
Shift amount to get the Reachability Reporting Supported
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.crcap field.
``NVME_CTRL_CRCAP_RGIDC_SHIFT``
Shift amount to get the Reachability Group ID Changeable
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.crcap field.
``NVME_CTRL_CRCAP_RRSUP_MASK``
Mask to get the Reachability Reporting Supported from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.crcap field.
``NVME_CTRL_CRCAP_RGIDC_MASK``
Mask to get the Reachability Group ID Changeable from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.crcap field.
.. c:enum:: nvme_id_ctrl_cntrltype
Controller types
**Constants**
``NVME_CTRL_CNTRLTYPE_IO``
NVM I/O controller
``NVME_CTRL_CNTRLTYPE_DISCOVERY``
Discovery controller
``NVME_CTRL_CNTRLTYPE_ADMIN``
Admin controller
.. c:enum:: nvme_id_ctrl_dctype
Discovery Controller types
**Constants**
``NVME_CTRL_DCTYPE_NOT_REPORTED``
Not reported (I/O, Admin, and pre-TP8010)
``NVME_CTRL_DCTYPE_DDC``
Direct Discovery controller
``NVME_CTRL_DCTYPE_CDC``
Central Discovery controller
.. c:enum:: nvme_id_ctrl_nvmsr
This field reports information associated with the NVM Subsystem, see :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.nvmsr.
**Constants**
``NVME_CTRL_NVMSR_NVMESD``
If set, then the NVM Subsystem is part of an NVMe
Storage Device; if cleared, then the NVM Subsystem
is not part of an NVMe Storage Device.
``NVME_CTRL_NVMSR_NVMEE``
If set, then the NVM Subsystem is part of an NVMe
Enclosure; if cleared, then the NVM Subsystem is
not part of an NVMe Enclosure.
.. c:enum:: nvme_id_ctrl_vwci
This field indicates information about remaining number of times that VPD contents are able to be updated using the VPD Write command, see :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.vwci.
**Constants**
``NVME_CTRL_VWCI_VWCR``
Mask to get value of VPD Write Cycles Remaining. If
the VPD Write Cycle Remaining Valid bit is set, then
this field contains a value indicating the remaining
number of times that VPD contents are able to be
updated using the VPD Write command. If this field is
set to 7Fh, then the remaining number of times that
VPD contents are able to be updated using the VPD
Write command is greater than or equal to 7Fh.
``NVME_CTRL_VWCI_VWCRV``
VPD Write Cycle Remaining Valid. If this bit is set,
then the VPD Write Cycle Remaining field is valid. If
this bit is cleared, then the VPD Write Cycles
Remaining field is invalid and cleared to 0h.
.. c:enum:: nvme_id_ctrl_mec
Flags indicating the capabilities of the Management Endpoint in the Controller, :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.mec.
**Constants**
``NVME_CTRL_MEC_SMBUSME``
If set, then the NVM Subsystem contains a Management
Endpoint on an SMBus/I2C port.
``NVME_CTRL_MEC_PCIEME``
If set, then the NVM Subsystem contains a Management
Endpoint on a PCIe port.
.. c:enum:: nvme_id_ctrl_oacs
Flags indicating the optional Admin commands and features supported by the controller, see :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.oacs.
**Constants**
``NVME_CTRL_OACS_SSRS_SHIFT``
Shift amount to get the Security Send Receive supported
``NVME_CTRL_OACS_FNVMS_SHIFT``
Shift amount to get the Format NVM supported
``NVME_CTRL_OACS_FWDS_SHIFT``
Shift amount to get the Firmware Download supported
``NVME_CTRL_OACS_NMS_SHIFT``
Shift amount to get the Namespace Management supported
``NVME_CTRL_OACS_DSTS_SHIFT``
Shift amount to get the Device Self-test supported
``NVME_CTRL_OACS_DIRS_SHIFT``
Shift amount to get the Directives supported
``NVME_CTRL_OACS_NSRS_SHIFT``
Shift amount to get the NVMe-MI Send Receive supported
``NVME_CTRL_OACS_VMS_SHIFT``
Shift amount to get the Virtualization Management supported
``NVME_CTRL_OACS_DBCS_SHIFT``
Shift amount to get the Doorbell Buffer Config supported
``NVME_CTRL_OACS_GLSS_SHIFT``
Shift amount to get the Get LBA Status supported
``NVME_CTRL_OACS_CFLS_SHIFT``
Shift amount to get the Command and Feature Lockdown supported
``NVME_CTRL_OACS_HMLMS_SHIFT``
Shift amount to get the Host Managed Live Migration support
``NVME_CTRL_OACS_SSRS_MASK``
Mask to get the Security Send Receive supported
``NVME_CTRL_OACS_FNVMS_MASK``
Mask to get the Format NVM supported
``NVME_CTRL_OACS_FWDS_MASK``
Mask to get the Firmware Download supported
``NVME_CTRL_OACS_NMS_MASK``
Mask to get the Namespace Management supported
``NVME_CTRL_OACS_DSTS_MASK``
Mask to get the Device Self-test supported
``NVME_CTRL_OACS_DIRS_MASK``
Mask to get the Directives supported
``NVME_CTRL_OACS_NSRS_MASK``
Mask to get the NVMe-MI Send Receive supported
``NVME_CTRL_OACS_VMS_MASK``
Mask to get the Virtualization Management supported
``NVME_CTRL_OACS_DBCS_MASK``
Mask to get the Doorbell Buffer Config supported
``NVME_CTRL_OACS_GLSS_MASK``
Mask to get the Get LBA Status supported
``NVME_CTRL_OACS_CFLS_MASK``
Mask to get the Command and Feature Lockdown supported
``NVME_CTRL_OACS_HMLMS_MASK``
Mask to get the Host Managed Live Migration support
``NVME_CTRL_OACS_SECURITY``
If set, then the controller supports the
Security Send and Security Receive commands.
``NVME_CTRL_OACS_FORMAT``
If set then the controller supports the Format
NVM command.
``NVME_CTRL_OACS_FW``
If set, then the controller supports the
Firmware Commit and Firmware Image Download commands.
``NVME_CTRL_OACS_NS_MGMT``
If set, then the controller supports the
Namespace Management capability
``NVME_CTRL_OACS_SELF_TEST``
If set, then the controller supports the Device
Self-test command.
``NVME_CTRL_OACS_DIRECTIVES``
If set, then the controller supports Directives
and the Directive Send and Directive Receive
commands.
``NVME_CTRL_OACS_NVME_MI``
If set, then the controller supports the NVMe-MI
Send and NVMe-MI Receive commands.
``NVME_CTRL_OACS_VIRT_MGMT``
If set, then the controller supports the
Virtualization Management command.
``NVME_CTRL_OACS_DBBUF_CFG``
If set, then the controller supports the
Doorbell Buffer Config command.
``NVME_CTRL_OACS_LBA_STATUS``
If set, then the controller supports the Get LBA
Status capability.
``NVME_CTRL_OACS_CMD_FEAT_LD``
If set, then the controller supports the command
and feature lockdown capability.
``NVME_CTRL_OACS_HMLM``
If set, then the controller supports the command
and Host Managed Live Migration capability.
.. c:enum:: nvme_id_ctrl_frmw
Flags and values indicates capabilities regarding firmware updates from :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.frmw.
**Constants**
``NVME_CTRL_FRMW_1ST_RO``
If set, the first firmware slot is readonly
``NVME_CTRL_FRMW_NR_SLOTS``
Mask to get the value of the number of
firmware slots that the controller supports.
``NVME_CTRL_FRMW_FW_ACT_NO_RESET``
If set, the controller supports firmware
activation without a reset.
``NVME_CTRL_FRMW_MP_UP_DETECTION``
If set, the controller is able to detect
overlapping firmware/boot partition
image update.
.. c:enum:: nvme_id_ctrl_lpa
Flags indicating optional attributes for log pages that are accessed via the Get Log Page command.
**Constants**
``NVME_CTRL_LPA_SMART_PER_NS``
If set, controller supports SMART/Health log
page on a per namespace basis.
``NVME_CTRL_LPA_CMD_EFFECTS``
If Set, the controller supports the commands
supported and effects log page.
``NVME_CTRL_LPA_EXTENDED``
If set, the controller supports extended data
for log page command including extended number
of dwords and log page offset fields.
``NVME_CTRL_LPA_TELEMETRY``
If set, the controller supports the telemetry
host-initiated and telemetry controller-initiated
log pages and sending telemetry log notices.
``NVME_CTRL_LPA_PERSETENT_EVENT``
If set, the controller supports
persistent event log.
``NVME_CTRL_LPA_LI0_LI5_LI12_LI13``
If set, the controller supports
- log pages log page.
- returning scope of each command in
commands supported and effects log
page.
- feature identifiers supported and
effects log page.
- NVMe-MI commands supported and
effects log page.
``NVME_CTRL_LPA_DA4_TELEMETRY``
If set, the controller supports data
area 4 for telemetry host-initiated and
telemetry.
.. c:enum:: nvme_id_ctrl_avscc
Flags indicating the configuration settings for Admin Vendor Specific command handling.
**Constants**
``NVME_CTRL_AVSCC_AVS``
If set, all Admin Vendor Specific Commands use the
optional vendor specific command format with NDT and
NDM fields.
.. c:enum:: nvme_id_ctrl_apsta
Flags indicating the attributes of the autonomous power state transition feature.
**Constants**
``NVME_CTRL_APSTA_APST``
If set, then the controller supports autonomous power
state transitions.
.. c:enum:: nvme_id_ctrl_rpmbs
This field indicates if the controller supports one or more Replay Protected Memory Blocks, from :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.rpmbs.
**Constants**
``NVME_CTRL_RPMBS_NR_UNITS``
Mask to get the value of the Number of RPMB Units
``NVME_CTRL_RPMBS_AUTH_METHOD``
Mask to get the value of the Authentication Method
``NVME_CTRL_RPMBS_TOTAL_SIZE``
Mask to get the value of Total Size
``NVME_CTRL_RPMBS_ACCESS_SIZE``
Mask to get the value of Access Size
.. c:enum:: nvme_id_ctrl_dsto
Flags indicating the optional Device Self-test command or operation behaviors supported by the controller or NVM subsystem.
**Constants**
``NVME_CTRL_DSTO_SDSO_SHIFT``
Shift amount to get the value of Single Device Self-test
Operation from Device Self-test Options field.
``NVME_CTRL_DSTO_HIRS_SHIFT``
Shift amount to get the value of Host-Initiated Refresh
Support from Device Self-test Options field.
``NVME_CTRL_DSTO_SDSO_MASK``
Mask to get the value of Single Device Self-test Operation
``NVME_CTRL_DSTO_HIRS_MASK``
Mask to get the value of Host-Initiated Refresh Support
``NVME_CTRL_DSTO_ONE_DST``
If set, then the NVM subsystem supports only one device
self-test operation in progress at a time. If cleared,
then the NVM subsystem supports one device self-test
operation per controller at a time.
``NVME_CTRL_DSTO_HIRS``
If set, then the controller supports the Host-Initiated
Refresh capability.
.. c:enum:: nvme_id_ctrl_hctm
Flags indicate the attributes of the host controlled thermal management feature
**Constants**
``NVME_CTRL_HCTMA_HCTM``
then the controller supports host controlled thermal
management, and the Set Features command and Get
Features command with the Feature Identifier field
set to ``NVME_FEAT_FID_HCTM``.
.. c:enum:: nvme_id_ctrl_sanicap
Indicates attributes for sanitize operations.
**Constants**
``NVME_CTRL_SANICAP_CES``
Crypto Erase Support. If set, then the
controller supports the Crypto Erase sanitize operation.
``NVME_CTRL_SANICAP_BES``
Block Erase Support. If set, then the controller
supports the Block Erase sanitize operation.
``NVME_CTRL_SANICAP_OWS``
Overwrite Support. If set, then the controller
supports the Overwrite sanitize operation.
``NVME_CTRL_SANICAP_NDI``
No-Deallocate Inhibited. If set and the No-
Deallocate Response Mode bit is set, then the
controller deallocates after the sanitize
operation even if the No-Deallocate After
Sanitize bit is set in a Sanitize command.
``NVME_CTRL_SANICAP_NODMMAS``
No-Deallocate Modifies Media After Sanitize,
mask to extract value.
.. c:enum:: nvme_id_ctrl_anacap
This field indicates the capabilities associated with Asymmetric Namespace Access Reporting.
**Constants**
``NVME_CTRL_ANACAP_OPT``
If set, then the controller is able to
report ANA Optimized state.
``NVME_CTRL_ANACAP_NON_OPT``
If set, then the controller is able to
report ANA Non-Optimized state.
``NVME_CTRL_ANACAP_INACCESSIBLE``
If set, then the controller is able to
report ANA Inaccessible state.
``NVME_CTRL_ANACAP_PERSISTENT_LOSS``
If set, then the controller is able to
report ANA Persistent Loss state.
``NVME_CTRL_ANACAP_CHANGE``
If set, then the controller is able to
report ANA Change state.
``NVME_CTRL_ANACAP_GRPID_NO_CHG``
If set, then the ANAGRPID field in the
Identify Namespace data structure
(:c:type:`struct nvme_id_ns <nvme_id_ns>`.anagrpid), does not
change while the namespace is attached to
any controller.
``NVME_CTRL_ANACAP_GRPID_MGMT``
If set, then the controller supports a
non-zero value in the ANAGRPID field of
the Namespace Management command.
.. c:enum:: nvme_id_ctrl_kpioc
Key Per I/O Capabilities
**Constants**
``NVME_CTRL_KPIOC_KPIOS_SHIFT``
Shift amount to get the Key Per I/O Supported from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.kpioc field.
``NVME_CTRL_KPIOC_KPIOSC_SHIFT``
Shift amount to get the Key Per I/O Scope from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.kpioc field.
``NVME_CTRL_KPIOC_KPIOS_MASK``
Mask to get the Key Per I/O Supported from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.kpioc field.
``NVME_CTRL_KPIOC_KPIOSC_MASK``
Mask to get the Key Per I/O Scope from the
:c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.kpioc field.
.. c:enum:: nvme_id_ctrl_sqes
Defines the required and maximum Submission Queue entry size when using the NVM Command Set.
**Constants**
``NVME_CTRL_SQES_MIN``
Mask to get the value of the required Submission Queue
Entry size when using the NVM Command Set.
``NVME_CTRL_SQES_MAX``
Mask to get the value of the maximum Submission Queue
entry size when using the NVM Command Set.
.. c:enum:: nvme_id_ctrl_cqes
Defines the required and maximum Completion Queue entry size when using the NVM Command Set.
**Constants**
``NVME_CTRL_CQES_MIN``
Mask to get the value of the required Completion Queue
Entry size when using the NVM Command Set.
``NVME_CTRL_CQES_MAX``
Mask to get the value of the maximum Completion Queue
entry size when using the NVM Command Set.
.. c:enum:: nvme_id_ctrl_oncs
This field indicates the optional NVM commands and features supported by the controller.
**Constants**
``NVME_CTRL_ONCS_COMPARE``
If set, then the controller supports
the Compare command.
``NVME_CTRL_ONCS_WRITE_UNCORRECTABLE``
If set, then the controller supports
the Write Uncorrectable command.
``NVME_CTRL_ONCS_DSM``
If set, then the controller supports
the Dataset Management command.
``NVME_CTRL_ONCS_WRITE_ZEROES``
If set, then the controller supports
the Write Zeroes command.
``NVME_CTRL_ONCS_SAVE_FEATURES``
If set, then the controller supports
the Save field set to a non-zero value
in the Set Features command and the
Select field set to a non-zero value in
the Get Features command.
``NVME_CTRL_ONCS_RESERVATIONS``
If set, then the controller supports
reservations.
``NVME_CTRL_ONCS_TIMESTAMP``
If set, then the controller supports
the Timestamp feature.
``NVME_CTRL_ONCS_VERIFY``
If set, then the controller supports
the Verify command.
``NVME_CTRL_ONCS_COPY``
If set, then the controller supports
the copy command.
``NVME_CTRL_ONCS_COPY_SINGLE_ATOMICITY``
If set, then the write portion of a
Copy command is performed as a single
write command to which the same
atomicity requirements that apply to
a write command apply.
``NVME_CTRL_ONCS_ALL_FAST_COPY``
If set, then all copy operations for
the Copy command are fast copy
operations.
``NVME_CTRL_ONCS_WRITE_ZEROES_DEALLOCATE``
If MAXWZD bit set, then the maximum data
size for Write Zeroes command depends on the
value of the Deallocate bit in the Write Zeroes
command and the value in the WZDSL field in the
I/O Command Set specific Identify Controller
data structure.
``NVME_CTRL_ONCS_NAMESPACE_ZEROES``
If NSZS bit set, then the controller supports
the Namespace Zeroes (NSZ) bit in the NVM
Command Set Write Zeroes command.
.. c:enum:: nvme_id_ctrl_fuses
This field indicates the fused operations that the controller supports.
**Constants**
``NVME_CTRL_FUSES_COMPARE_AND_WRITE``
If set, then the controller supports the
Compare and Write fused operation.
.. c:enum:: nvme_id_ctrl_fna
This field indicates attributes for the Format NVM command.
**Constants**
``NVME_CTRL_FNA_FMT_ALL_NS_SHIFT``
Shift amount to get the format applied to all namespaces
``NVME_CTRL_FNA_SEC_ALL_NS_SHIFT``
Shift amount to get the secure erase applied to all namespaces
``NVME_CTRL_FNA_CES_SHIFT``
Shift amount to get the cryptographic erase supported
``NVME_CTRL_FNA_NSID_ALL_F_SHIFT``
Shift amount to get the format supported an NSID FFFFFFFFh
``NVME_CTRL_FNA_FMT_ALL_NS_MASK``
Mask to get the format applied to all namespaces
``NVME_CTRL_FNA_SEC_ALL_NS_MASK``
Mask to get the secure erase applied to all namespaces
``NVME_CTRL_FNA_CES_MASK``
Mask to get the cryptographic erase supported
``NVME_CTRL_FNA_NSID_ALL_F_MASK``
Mask to get the format supported an NSID FFFFFFFFh
``NVME_CTRL_FNA_FMT_ALL_NAMESPACES``
If set, then all namespaces in an NVM
subsystem shall be configured with the
same attributes and a format (excluding
secure erase) of any namespace results in
a format of all namespaces in an NVM
subsystem. If cleared, then the
controller supports format on a per
namespace basis.
``NVME_CTRL_FNA_SEC_ALL_NAMESPACES``
If set, then any secure erase performed
as part of a format operation results in
a secure erase of all namespaces in the
NVM subsystem. If cleared, then any
secure erase performed as part of a
format results in a secure erase of the
particular namespace specified.
``NVME_CTRL_FNA_CRYPTO_ERASE``
If set, then cryptographic erase is
supported. If cleared, then cryptographic
erase is not supported.
``NVME_CTRL_FNA_NSID_FFFFFFFF``
If set, then format does not support
nsid value set to FFFFFFFFh. If cleared,
format supports nsid value set to
FFFFFFFFh.
.. c:enum:: nvme_id_ctrl_vwc
Volatile write cache
**Constants**
``NVME_CTRL_VWC_PRESENT``
If set, indicates a volatile write cache is present.
If a volatile write cache is present, then the host
controls whether the volatile write cache is enabled
with a Set Features command specifying the value
``NVME_FEAT_FID_VOLATILE_WC``.
``NVME_CTRL_VWC_FLUSH``
Mask to get the value of the flush command behavior.
.. c:enum:: nvme_id_ctrl_nvscc
This field indicates the configuration settings for NVM Vendor Specific command handling.
**Constants**
``NVME_CTRL_NVSCC_FMT``
If set, all NVM Vendor Specific Commands use the
format with NDT and NDM fields.
.. c:enum:: nvme_id_ctrl_nwpc
This field indicates the optional namespace write protection capabilities supported by the controller.
**Constants**
``NVME_CTRL_NWPC_WRITE_PROTECT``
If set, then the controller shall
support the No Write Protect and
Write Protect namespace write
protection states and may support
the Write Protect Until Power
Cycle state and Permanent Write
Protect namespace write
protection states.
``NVME_CTRL_NWPC_WRITE_PROTECT_POWER_CYCLE``
If set, then the controller
supports the Write Protect Until
Power Cycle state.
``NVME_CTRL_NWPC_WRITE_PROTECT_PERMANENT``
If set, then the controller
supports the Permanent Write
Protect state.
.. c:enum:: nvme_id_ctrl_sgls
This field indicates if SGLs are supported for the NVM Command Set and the particular SGL types supported.
**Constants**
``NVME_CTRL_SGLS_SUPPORTED``
``NVME_CTRL_SGLS_KEYED``
``NVME_CTRL_SGLS_BIT_BUCKET``
``NVME_CTRL_SGLS_MPTR_BYTE_ALIGNED``
``NVME_CTRL_SGLS_OVERSIZE``
``NVME_CTRL_SGLS_MPTR_SGL``
``NVME_CTRL_SGLS_OFFSET``
``NVME_CTRL_SGLS_TPORT``
.. c:enum:: nvme_id_ctrl_trattr
Tracking Attributes
**Constants**
``NVME_CTRL_TRATTR_THMCS_SHIFT``
Shift amount to get the Track Host Memory Changes Support
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
``NVME_CTRL_TRATTR_TUDCS_SHIFT``
Shift amount to get the Track User Data Changes Support
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
``NVME_CTRL_TRATTR_MRTLL_SHIFT``
Shift amount to get the Memory Range Tracking Length Limit
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
``NVME_CTRL_TRATTR_THMCS_MASK``
Mask to get the Track Host Memory Changes Support
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
``NVME_CTRL_TRATTR_TUDCS_MASK``
Mask to get the Track User Data Changes Support
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
``NVME_CTRL_TRATTR_MRTLL_MASK``
Mask to get the Memory Range Tracking Length Limit
from the :c:type:`struct nvme_id_ctrl <nvme_id_ctrl>`.trattr field.
.. c:enum:: nvme_id_ctrl_fcatt
This field indicates attributes of the controller that are specific to NVMe over Fabrics.
**Constants**
``NVME_CTRL_FCATT_DYNAMIC``
If cleared, then the NVM subsystem uses a dynamic
controller model. If set, then the NVM subsystem
uses a static controller model.
.. c:enum:: nvme_id_ctrl_ofcs
Indicate whether the controller supports optional fabric commands.
**Constants**
``NVME_CTRL_OFCS_DISCONNECT``
If set, then the controller supports the
Disconnect command and deletion of individual
I/O Queues.
.. c:struct:: nvme_lbaf
LBA Format Data Structure
**Definition**
::
struct nvme_lbaf {
__le16 ms;
__u8 ds;
__u8 rp;
};
**Members**
``ms``
Metadata Size indicates the number of metadata bytes provided per LBA
based on the LBA Data Size indicated.
``ds``
LBA Data Size indicates the LBA data size supported, reported as a
power of two.
``rp``
Relative Performance, see :c:type:`enum nvme_lbaf_rp <nvme_lbaf_rp>`.
.. c:enum:: nvme_lbaf_rp
This field indicates the relative performance of the LBA format indicated relative to other LBA formats supported by the controller.
**Constants**
``NVME_LBAF_RP_BEST``
Best performance
``NVME_LBAF_RP_BETTER``
Better performance
``NVME_LBAF_RP_GOOD``
Good performance
``NVME_LBAF_RP_DEGRADED``
Degraded performance
``NVME_LBAF_RP_MASK``
Mask to get the relative performance value from the
field
.. c:struct:: nvme_id_ns
Identify Namespace data structure
**Definition**
::
struct nvme_id_ns {
__le64 nsze;
__le64 ncap;
__le64 nuse;
__u8 nsfeat;
__u8 nlbaf;
__u8 flbas;
__u8 mc;
__u8 dpc;
__u8 dps;
__u8 nmic;
__u8 rescap;
__u8 fpi;
__u8 dlfeat;
__le16 nawun;
__le16 nawupf;
__le16 nacwu;
__le16 nabsn;
__le16 nabo;
__le16 nabspf;
__le16 noiob;
__u8 nvmcap[16];
__le16 npwg;
__le16 npwa;
__le16 npdg;
__le16 npda;
__le16 nows;
__le16 mssrl;
__le32 mcl;
__u8 msrc;
__u8 kpios;
__u8 nulbaf;
__u8 rsvd83;
__le32 kpiodaag;
__u8 rsvd88[4];
__le32 anagrpid;
__u8 rsvd96[3];
__u8 nsattr;
__le16 nvmsetid;
__le16 endgid;
__u8 nguid[16];
__u8 eui64[8];
struct nvme_lbaf lbaf[64];
__u8 vs[3712];
};
**Members**
``nsze``
Namespace Size indicates the total size of the namespace in
logical blocks. The number of logical blocks is based on the
formatted LBA size.
``ncap``
Namespace Capacity indicates the maximum number of logical blocks
that may be allocated in the namespace at any point in time. The
number of logical blocks is based on the formatted LBA size.
``nuse``
Namespace Utilization indicates the current number of logical
blocks allocated in the namespace. This field is smaller than or
equal to the Namespace Capacity. The number of logical blocks is
based on the formatted LBA size.
``nsfeat``
Namespace Features, see :c:type:`enum nvme_id_nsfeat <nvme_id_nsfeat>`.
``nlbaf``
Number of LBA Formats defines the number of supported LBA data
size and metadata size combinations supported by the namespace
and the highest possible index to :c:type:`struct nvme_id_ns <nvme_id_ns>`.lbaf.
``flbas``
Formatted LBA Size, see :c:type:`enum nvme_id_ns_flbas <nvme_id_ns_flbas>`.
``mc``
Metadata Capabilities, see :c:type:`enum nvme_id_ns_mc <nvme_id_ns_mc>`.
``dpc``
End-to-end Data Protection Capabilities, see
:c:type:`enum nvme_id_ns_dpc <nvme_id_ns_dpc>`.
``dps``
End-to-end Data Protection Type Settings, see
:c:type:`enum nvme_id_ns_dps <nvme_id_ns_dps>`.
``nmic``
Namespace Multi-path I/O and Namespace Sharing Capabilities, see
:c:type:`enum nvme_id_ns_nmic <nvme_id_ns_nmic>`.
``rescap``
Reservation Capabilities, see :c:type:`enum nvme_id_ns_rescap <nvme_id_ns_rescap>`.
``fpi``
Format Progress Indicator, see :c:type:`enum nvme_nd_ns_fpi <nvme_nd_ns_fpi>`.
``dlfeat``
Deallocate Logical Block Features, see :c:type:`enum nvme_id_ns_dlfeat <nvme_id_ns_dlfeat>`.
``nawun``
Namespace Atomic Write Unit Normal indicates the
namespace specific size of the write operation guaranteed to be
written atomically to the NVM during normal operation.
``nawupf``
Namespace Atomic Write Unit Power Fail indicates the
namespace specific size of the write operation guaranteed to be
written atomically to the NVM during a power fail or error
condition.
``nacwu``
Namespace Atomic Compare & Write Unit indicates the namespace
specific size of the write operation guaranteed to be written
atomically to the NVM for a Compare and Write fused command.
``nabsn``
Namespace Atomic Boundary Size Normal indicates the atomic
boundary size for this namespace for the NAWUN value. This field
is specified in logical blocks.
``nabo``
Namespace Atomic Boundary Offset indicates the LBA on this
namespace where the first atomic boundary starts.
``nabspf``
Namespace Atomic Boundary Size Power Fail indicates the atomic
boundary size for this namespace specific to the Namespace Atomic
Write Unit Power Fail value. This field is specified in logical
blocks.
``noiob``
Namespace Optimal I/O Boundary indicates the optimal I/O boundary
for this namespace. This field is specified in logical blocks.
The host should construct Read and Write commands that do not
cross the I/O boundary to achieve optimal performance.
``nvmcap``
NVM Capacity indicates the total size of the NVM allocated to
this namespace. The value is in bytes.
``npwg``
Namespace Preferred Write Granularity indicates the smallest
recommended write granularity in logical blocks for this
namespace. This is a 0's based value.
``npwa``
Namespace Preferred Write Alignment indicates the recommended
write alignment in logical blocks for this namespace. This is a
0's based value.
``npdg``
Namespace Preferred Deallocate Granularity indicates the
recommended granularity in logical blocks for the Dataset
Management command with the Attribute - Deallocate bit.
``npda``
Namespace Preferred Deallocate Alignment indicates the
recommended alignment in logical blocks for the Dataset
Management command with the Attribute - Deallocate bit
``nows``
Namespace Optimal Write Size indicates the size in logical blocks
for optimal write performance for this namespace. This is a 0's
based value.
``mssrl``
Maximum Single Source Range Length indicates the maximum number
of logical blocks that may be specified in each valid Source Range
field of a Copy command.
``mcl``
Maximum Copy Length indicates the maximum number of logical
blocks that may be specified in a Copy command.
``msrc``
Maximum Source Range Count indicates the maximum number of Source
Range entries that may be used to specify source data in a Copy
command. This is a 0’s based value.
``kpios``
Key Per I/O Status indicates namespace Key Per I/O capability status.
``nulbaf``
Number of Unique Capability LBA Formats defines the number of
supported user data size and metadata size combinations supported
by the namespace that may not share the same capabilities. LBA
formats shall be allocated in order and packed sequentially.
``rsvd83``
Reserved
``kpiodaag``
Key Per I/O Data Access Alignment and Granularity indicates the
alignment and granularity in logical blocks that is required
for commands that support a KPIOTAG value in the CETYPE field.
``rsvd88``
Reserved
``anagrpid``
ANA Group Identifier indicates the ANA Group Identifier of the
ANA group of which the namespace is a member.
``rsvd96``
Reserved
``nsattr``
Namespace Attributes, see :c:type:`enum nvme_id_ns_attr <nvme_id_ns_attr>`.
``nvmsetid``
NVM Set Identifier indicates the NVM Set with which this
namespace is associated.
``endgid``
Endurance Group Identifier indicates the Endurance Group with
which this namespace is associated.
``nguid``
Namespace Globally Unique Identifier contains a 128-bit value
that is globally unique and assigned to the namespace when the
namespace is created. This field remains fixed throughout the
life of the namespace and is preserved across namespace and
controller operations
``eui64``
IEEE Extended Unique Identifier contains a 64-bit IEEE Extended
Unique Identifier (EUI-64) that is globally unique and assigned
to the namespace when the namespace is created. This field
remains fixed throughout the life of the namespace and is
preserved across namespace and controller operations
``lbaf``
LBA Format, see :c:type:`struct nvme_lbaf <nvme_lbaf>`.
``vs``
Vendor Specific
.. c:enum:: nvme_id_nsfeat
This field defines features of the namespace.
**Constants**
``NVME_NS_FEAT_THIN``
If set, indicates that the namespace supports thin
provisioning. Specifically, the Namespace Capacity
reported may be less than the Namespace Size.
``NVME_NS_FEAT_NATOMIC``
If set, indicates that the fields NAWUN, NAWUPF, and
NACWU are defined for this namespace and should be
used by the host for this namespace instead of the
AWUN, AWUPF, and ACWU fields in the Identify
Controller data structure.
``NVME_NS_FEAT_DULBE``
If set, indicates that the controller supports the
Deallocated or Unwritten Logical Block error for
this namespace.
``NVME_NS_FEAT_ID_REUSE``
If set, indicates that the value in the NGUID field
for this namespace, if non- zero, is never reused by
the controller and that the value in the EUI64 field
for this namespace, if non-zero, is never reused by
the controller.
``NVME_NS_FEAT_IO_OPT``
If set, indicates that the fields NPWG, NPWA, NPDG,
NPDA, and NOWS are defined for this namespace and
should be used by the host for I/O optimization
.. c:enum:: nvme_id_ns_flbas
This field indicates the LBA data size & metadata size combination that the namespace has been formatted with
**Constants**
``NVME_NS_FLBAS_LOWER_MASK``
Mask to get the index of one of the supported
LBA Formats's least significant
4bits indicated in
:c:type:`struct nvme_id_ns <nvme_id_ns>`.lbaf.
``NVME_NS_FLBAS_META_EXT``
Applicable only if format contains metadata. If
this bit is set, indicates that the metadata is
transferred at the end of the data LBA, creating an
extended data LBA. If cleared, indicates that all
of the metadata for a command is transferred as a
separate contiguous buffer of data.
``NVME_NS_FLBAS_HIGHER_MASK``
Mask to get the index of one of
the supported LBA Formats's most significant
2bits indicated in
:c:type:`struct nvme_id_ns <nvme_id_ns>`.lbaf.
.. c:enum:: nvme_nvm_id_ns_elbaf
This field indicates the extended LBA format
**Constants**
``NVME_NVM_ELBAF_STS_MASK``
Mask to get the storage tag size used to determine
the variable-sized storage tag/reference tag fields
``NVME_NVM_ELBAF_PIF_MASK``
Mask to get the protection information format for
the extended LBA format.
``NVME_NVM_ELBAF_QPIF_MASK``
Mask to get the Qualified Protection Information
Format.
.. c:enum:: nvme_nvm_id_ns_pif
This field indicates the type of the Protection Information Format
**Constants**
``NVME_NVM_PIF_16B_GUARD``
16-bit Guard Protection Information Format
``NVME_NVM_PIF_32B_GUARD``
32-bit Guard Protection Information Format
``NVME_NVM_PIF_64B_GUARD``
64-bit Guard Protection Information Format
``NVME_NVM_PIF_QTYPE``
If Qualified Protection Information Format Supports
and Protection Information Format is set to 3, then
protection information format is taken from Qualified
Protection Information Format field.
.. c:enum:: nvme_id_ns_mc
This field indicates the capabilities for metadata.
**Constants**
``NVME_NS_MC_EXTENDED``
If set, indicates the namespace supports the metadata
being transferred as part of a separate buffer that is
specified in the Metadata Pointer.
``NVME_NS_MC_SEPARATE``
If set, indicates that the namespace supports the
metadata being transferred as part of an extended data LBA.
.. c:enum:: nvme_id_ns_dpc
This field indicates the capabilities for the end-to-end data protection feature.
**Constants**
``NVME_NS_DPC_PI_TYPE1``
If set, indicates that the namespace supports
Protection Information Type 1.
``NVME_NS_DPC_PI_TYPE2``
If set, indicates that the namespace supports
Protection Information Type 2.
``NVME_NS_DPC_PI_TYPE3``
If set, indicates that the namespace supports
Protection Information Type 3.
``NVME_NS_DPC_PI_FIRST``
If set, indicates that the namespace supports
protection information transferred as the first eight
bytes of metadata.
``NVME_NS_DPC_PI_LAST``
If set, indicates that the namespace supports
protection information transferred as the last eight
bytes of metadata.
.. c:enum:: nvme_id_ns_dps
This field indicates the Type settings for the end-to-end data protection feature.
**Constants**
``NVME_NS_DPS_PI_NONE``
Protection information is not enabled
``NVME_NS_DPS_PI_TYPE1``
Protection information is enabled, Type 1
``NVME_NS_DPS_PI_TYPE2``
Protection information is enabled, Type 2
``NVME_NS_DPS_PI_TYPE3``
Protection information is enabled, Type 3
``NVME_NS_DPS_PI_MASK``
Mask to get the value of the PI type
``NVME_NS_DPS_PI_FIRST``
If set, indicates that the protection information, if
enabled, is transferred as the first eight bytes of
metadata.
.. c:enum:: nvme_id_ns_nmic
This field specifies multi-path I/O and namespace sharing capabilities of the namespace.
**Constants**
``NVME_NS_NMIC_SHARED``
If set, then the namespace may be attached to two or
more controllers in the NVM subsystem concurrently
.. c:enum:: nvme_id_ns_rescap
This field indicates the reservation capabilities of the namespace.
**Constants**
``NVME_NS_RESCAP_PTPL``
If set, indicates that the namespace supports the
Persist Through Power Loss capability.
``NVME_NS_RESCAP_WE``
If set, indicates that the namespace supports the
Write Exclusive reservation type.
``NVME_NS_RESCAP_EA``
If set, indicates that the namespace supports the
Exclusive Access reservation type.
``NVME_NS_RESCAP_WERO``
If set, indicates that the namespace supports the
Write Exclusive - Registrants Only reservation type.
``NVME_NS_RESCAP_EARO``
If set, indicates that the namespace supports the
Exclusive Access - Registrants Only reservation type.
``NVME_NS_RESCAP_WEAR``
If set, indicates that the namespace supports the
Write Exclusive - All Registrants reservation type.
``NVME_NS_RESCAP_EAAR``
If set, indicates that the namespace supports the
Exclusive Access - All Registrants reservation type.
``NVME_NS_RESCAP_IEK_13``
If set, indicates that Ignore Existing Key is used
as defined in revision 1.3 or later of this specification.
.. c:enum:: nvme_nd_ns_fpi
If a format operation is in progress, this field indicates the percentage of the namespace that remains to be formatted.
**Constants**
``NVME_NS_FPI_REMAINING``
Mask to get the format percent remaining value
``NVME_NS_FPI_SUPPORTED``
If set, indicates that the namespace supports the
Format Progress Indicator defined for the field.
.. c:enum:: nvme_id_ns_dlfeat
This field indicates information about features that affect deallocating logical blocks for this namespace.
**Constants**
``NVME_NS_DLFEAT_RB``
Mask to get the value of the read behavior
``NVME_NS_DLFEAT_RB_NR``
Read behvaior is not reported
``NVME_NS_DLFEAT_RB_ALL_0S``
A deallocated logical block returns all bytes
cleared to 0h.
``NVME_NS_DLFEAT_RB_ALL_FS``
A deallocated logical block returns all bytes
set to FFh.
``NVME_NS_DLFEAT_WRITE_ZEROES``
If set, indicates that the controller supports
the Deallocate bit in the Write Zeroes command
for this namespace.
``NVME_NS_DLFEAT_CRC_GUARD``
If set, indicates that the Guard field for
deallocated logical blocks that contain
protection information is set to the CRC for
the value read from the deallocated logical
block and its metadata
.. c:enum:: nvme_id_ns_attr
Specifies attributes of the namespace.
**Constants**
``NVME_NS_NSATTR_WRITE_PROTECTED``
If set, then the namespace is currently
write protected and all write access to the
namespace shall fail.
.. c:struct:: nvme_ns_id_desc
Namespace identifier type descriptor
**Definition**
::
struct nvme_ns_id_desc {
__u8 nidt;
__u8 nidl;
__le16 rsvd;
__u8 nid[];
};
**Members**
``nidt``
Namespace Identifier Type, see :c:type:`enum nvme_ns_id_desc_nidt <nvme_ns_id_desc_nidt>`
``nidl``
Namespace Identifier Length contains the length in bytes of the
:c:type:`struct nvme_id_ns <nvme_id_ns>`.nid.
``rsvd``
Reserved
``nid``
Namespace Identifier contains a value that is globally unique and
assigned to the namespace when the namespace is created. The length
is defined in :c:type:`struct nvme_id_ns <nvme_id_ns>`.nidl.
.. c:enum:: nvme_ns_id_desc_nidt
Known namespace identifier types
**Constants**
``NVME_NIDT_EUI64``
IEEE Extended Unique Identifier, the NID field contains a
copy of the EUI64 field in the struct nvme_id_ns.eui64.
``NVME_NIDT_NGUID``
Namespace Globally Unique Identifier, the NID field
contains a copy of the NGUID field in struct nvme_id_ns.nguid.
``NVME_NIDT_UUID``
The NID field contains a 128-bit Universally Unique
Identifier (UUID) as specified in RFC 4122.
``NVME_NIDT_CSI``
The NID field contains the command set identifier.
.. c:struct:: nvme_nvmset_attr
NVM Set Attributes Entry
**Definition**
::
struct nvme_nvmset_attr {
__le16 nvmsetid;
__le16 endgid;
__u8 rsvd4[4];
__le32 rr4kt;
__le32 ows;
__u8 tnvmsetcap[16];
__u8 unvmsetcap[16];
__u8 rsvd48[80];
};
**Members**
``nvmsetid``
NVM Set Identifier
``endgid``
Endurance Group Identifier
``rsvd4``
Reserved
``rr4kt``
Random 4 KiB Read Typical indicates the typical
time to complete a 4 KiB random read in 100 nanosecond units
when the NVM Set is in a Predictable Latency Mode Deterministic
Window and there is 1 outstanding command per NVM Set.
``ows``
Optimal Write Size
``tnvmsetcap``
Total NVM Set Capacity
``unvmsetcap``
Unallocated NVM Set Capacity
``rsvd48``
Reserved
.. c:struct:: nvme_id_nvmset_list
NVM set list
**Definition**
::
struct nvme_id_nvmset_list {
__u8 nid;
__u8 rsvd1[127];
struct nvme_nvmset_attr ent[NVME_ID_NVMSET_LIST_MAX];
};
**Members**
``nid``
Nvmset id
``rsvd1``
Reserved
``ent``
nvmset id list
.. c:struct:: nvme_id_independent_id_ns
Identify - I/O Command Set Independent Identify Namespace Data Structure
**Definition**
::
struct nvme_id_independent_id_ns {
__u8 nsfeat;
__u8 nmic;
__u8 rescap;
__u8 fpi;
__le32 anagrpid;
__u8 nsattr;
__u8 rsvd9;
__le16 nvmsetid;
__le16 endgid;
__u8 nstat;
__u8 kpios;
__le16 maxkt;
__u8 rsvd18[2];
__le32 rgrpid;
__u8 rsvd24[4072];
};
**Members**
``nsfeat``
common namespace features
``nmic``
Namespace Multi-path I/O and Namespace
Sharing Capabilities
``rescap``
Reservation Capabilities
``fpi``
Format Progress Indicator
``anagrpid``
ANA Group Identifier
``nsattr``
Namespace Attributes
``rsvd9``
reserved
``nvmsetid``
NVM Set Identifier
``endgid``
Endurance Group Identifier
``nstat``
Namespace Status
``kpios``
Key Per I/O Status
``maxkt``
Maximum Key Tag
``rsvd18``
Reserved
``rgrpid``
Reachability Group Identifier
``rsvd24``
Reserved
.. c:struct:: nvme_id_ns_granularity_desc
Namespace Granularity Descriptor
**Definition**
::
struct nvme_id_ns_granularity_desc {
__le64 nszegran;
__le64 ncapgran;
};
**Members**
``nszegran``
Namespace Size Granularity
``ncapgran``
Namespace Capacity Granularity
.. c:struct:: nvme_id_ns_granularity_list
Namespace Granularity List
**Definition**
::
struct nvme_id_ns_granularity_list {
__le32 attributes;
__u8 num_descriptors;
__u8 rsvd5[27];
struct nvme_id_ns_granularity_desc entry[NVME_ID_ND_DESCRIPTOR_MAX];
__u8 rsvd288[3808];
};
**Members**
``attributes``
Namespace Granularity Attributes
``num_descriptors``
Number of Descriptors
``rsvd5``
reserved
``entry``
Namespace Granularity Descriptor
``rsvd288``
reserved
.. c:struct:: nvme_id_uuid_list_entry
UUID List Entry
**Definition**
::
struct nvme_id_uuid_list_entry {
__u8 header;
__u8 rsvd1[15];
__u8 uuid[16];
};
**Members**
``header``
UUID Lists Entry Header
``rsvd1``
reserved
``uuid``
128-bit Universally Unique Identifier
.. c:enum:: nvme_id_uuid
Identifier Association
**Constants**
``NVME_ID_UUID_HDR_ASSOCIATION_MASK``
``NVME_ID_UUID_ASSOCIATION_NONE``
``NVME_ID_UUID_ASSOCIATION_VENDOR``
``NVME_ID_UUID_ASSOCIATION_SUBSYSTEM_VENDOR``
.. c:struct:: nvme_id_uuid_list
UUID list
**Definition**
::
struct nvme_id_uuid_list {
__u8 rsvd0[32];
struct nvme_id_uuid_list_entry entry[NVME_ID_UUID_LIST_MAX];
};
**Members**
``rsvd0``
reserved
``entry``
UUID list entry
.. c:struct:: nvme_ctrl_list
Controller List
**Definition**
::
struct nvme_ctrl_list {
__le16 num;
__le16 identifier[NVME_ID_CTRL_LIST_MAX];
};
**Members**
``num``
Number of Identifiers
``identifier``
NVM subsystem unique controller identifier
.. c:struct:: nvme_ns_list
Namespace List
**Definition**
::
struct nvme_ns_list {
__le32 ns[NVME_ID_NS_LIST_MAX];
};
**Members**
``ns``
Namespace Identifier
.. c:enum:: nvme_id_ctrl_nvm_lbamqf
LBA Migration Queue Format
**Constants**
``NVME_ID_CTRL_NVM_LBAMQF_TYPE_0``
``NVME_ID_CTRL_NVM_LBAMQF_VENDOR_MIN``
``NVME_ID_CTRL_NVM_LBAMQF_VENDOR_MAX``
.. c:struct:: nvme_id_ctrl_nvm
I/O Command Set Specific Identify Controller data structure
**Definition**
::
struct nvme_id_ctrl_nvm {
__u8 vsl;
__u8 wzsl;
__u8 wusl;
__u8 dmrl;
__le32 dmrsl;
__le64 dmsl;
__u8 kpiocap;
__u8 wzdsl;
__le16 aocs;
__le32 ver;
__u8 lbamqf;
__u8 rsvd25[4071];
};
**Members**
``vsl``
Verify Size Limit
``wzsl``
Write Zeroes Size Limit
``wusl``
Write Uncorrectable Size Limit
``dmrl``
Dataset Management Ranges Limit
``dmrsl``
Dataset Management Range Size Limit
``dmsl``
Dataset Management Size Limit
``kpiocap``
Key Per I/O Capabilities
``wzdsl``
Write Zeroes With Deallocate Size Limit
``aocs``
Admin Optional Command Support
``ver``
Version
``lbamqf``
LBA Migration Queue Format
``rsvd25``
Reserved
.. c:struct:: nvme_nvm_id_ns
NVME Command Set I/O Command Set Specific Identify Namespace Data Structure
**Definition**
::
struct nvme_nvm_id_ns {
__le64 lbstm;
__u8 pic;
__u8 pifa;
__u8 rsvd10[2];
__le32 elbaf[64];
__le32 npdgl;
__le32 nprg;
__le32 npra;
__le32 nors;
__le32 npdal;
__le32 lbapss;
__le32 tlbaag;
__u8 rsvd296[3800];
};
**Members**
``lbstm``
Logical Block Storage Tag Mask
``pic``
Protection Information Capabilities
``pifa``
Protection Information Format Attribute
``rsvd10``
Reserved
``elbaf``
List of Extended LBA Format Support
``npdgl``
Namespace Preferred Deallocate Granularity Large
``nprg``
Namespace Preferred Read Granularity
``npra``
Namespace Preferred Read Alignment
``nors``
Namespace Optimal Read Size
``npdal``
Namespace Preferred Deallocate Alignment Large
``lbapss``
LBA Format Placement Shard Size
``tlbaag``
Tracked LBA Allocation Granularity
``rsvd296``
Reserved
.. c:struct:: nvme_zns_lbafe
LBA Format Extension Data Structure
**Definition**
::
struct nvme_zns_lbafe {
__le64 zsze;
__u8 zdes;
__u8 rsvd9[7];
};
**Members**
``zsze``
Zone Size
``zdes``
Zone Descriptor Extension Size
``rsvd9``
reserved
.. c:struct:: nvme_zns_id_ns
Zoned Namespace Command Set Specific Identify Namespace Data Structure
**Definition**
::
struct nvme_zns_id_ns {
__le16 zoc;
__le16 ozcs;
__le32 mar;
__le32 mor;
__le32 rrl;
__le32 frl;
__le32 rrl1;
__le32 rrl2;
__le32 rrl3;
__le32 frl1;
__le32 frl2;
__le32 frl3;
__le32 numzrwa;
__le16 zrwafg;
__le16 zrwasz;
__u8 zrwacap;
__u8 rsvd53[2763];
struct nvme_zns_lbafe lbafe[64];
__u8 vs[256];
};
**Members**
``zoc``
Zone Operation Characteristics
``ozcs``
Optional Zoned Command Support
``mar``
Maximum Active Resources
``mor``
Maximum Open Resources
``rrl``
Reset Recommended Limit
``frl``
Finish Recommended Limit
``rrl1``
Reset Recommended Limit 1
``rrl2``
Reset Recommended Limit 2
``rrl3``
Reset Recommended Limit 3
``frl1``
Finish Recommended Limit 1
``frl2``
Finish Recommended Limit 2
``frl3``
Finish Recommended Limit 3
``numzrwa``
Number of ZRWA Resources
``zrwafg``
ZRWA Flush Granularity
``zrwasz``
ZRWA Size
``zrwacap``
ZRWA Capability
``rsvd53``
Reserved
``lbafe``
LBA Format Extension
``vs``
Vendor Specific
.. c:struct:: nvme_zns_id_ctrl
I/O Command Set Specific Identify Controller Data Structure for the Zoned Namespace Command Set
**Definition**
::
struct nvme_zns_id_ctrl {
__u8 zasl;
__u8 rsvd1[4095];
};
**Members**
``zasl``
Zone Append Size Limit
``rsvd1``
Reserved
.. c:struct:: nvme_primary_ctrl_cap
Identify - Controller Capabilities Structure
**Definition**
::
struct nvme_primary_ctrl_cap {
__le16 cntlid;
__le16 portid;
__u8 crt;
__u8 rsvd5[27];
__le32 vqfrt;
__le32 vqrfa;
__le16 vqrfap;
__le16 vqprt;
__le16 vqfrsm;
__le16 vqgran;
__u8 rsvd48[16];
__le32 vifrt;
__le32 virfa;
__le16 virfap;
__le16 viprt;
__le16 vifrsm;
__le16 vigran;
__u8 rsvd80[4016];
};
**Members**
``cntlid``
Controller Identifier
``portid``
Port Identifier
``crt``
Controller Resource Types
``rsvd5``
reserved
``vqfrt``
VQ Resources Flexible Total
``vqrfa``
VQ Resources Flexible Assigned
``vqrfap``
VQ Resources Flexible Allocated to Primary
``vqprt``
VQ Resources Private Total
``vqfrsm``
VQ Resources Flexible Secondary Maximum
``vqgran``
VQ Flexible Resource Preferred Granularity
``rsvd48``
reserved
``vifrt``
VI Resources Flexible Total
``virfa``
VI Resources Flexible Assigned
``virfap``
VI Resources Flexible Allocated to Primary
``viprt``
VI Resources Private Total
``vifrsm``
VI Resources Flexible Secondary Maximum
``vigran``
VI Flexible Resource Preferred Granularity
``rsvd80``
reserved
.. c:struct:: nvme_secondary_ctrl
Secondary Controller Entry
**Definition**
::
struct nvme_secondary_ctrl {
__le16 scid;
__le16 pcid;
__u8 scs;
__u8 rsvd5[3];
__le16 vfn;
__le16 nvq;
__le16 nvi;
__u8 rsvd14[18];
};
**Members**
``scid``
Secondary Controller Identifier
``pcid``
Primary Controller Identifier
``scs``
Secondary Controller State
``rsvd5``
Reserved
``vfn``
Virtual Function Number
``nvq``
Number of VQ Flexible Resources Assigned
``nvi``
Number of VI Flexible Resources Assigned
``rsvd14``
Reserved
.. c:struct:: nvme_secondary_ctrl_list
Secondary Controller List
**Definition**
::
struct nvme_secondary_ctrl_list {
__u8 num;
__u8 rsvd[31];
struct nvme_secondary_ctrl sc_entry[NVME_ID_SECONDARY_CTRL_MAX];
};
**Members**
``num``
Number of Identifiers
``rsvd``
Reserved
``sc_entry``
Secondary Controller Entry
.. c:struct:: nvme_id_iocs
NVMe Identify IO Command Set data structure
**Definition**
::
struct nvme_id_iocs {
__le64 iocsc[512];
};
**Members**
``iocsc``
List of supported IO Command Set Combination vectors
.. c:enum:: nvme_id_iocs_iocsc
This field indicates the Identify I/O Command Set Data Structure
**Constants**
``NVME_IOCS_IOCSC_NVMCS_SHIFT``
Shift amount to get the value of NVM Command Set
``NVME_IOCS_IOCSC_NVMCS_MASK``
Mask to get the value of NVM Command Set
``NVME_IOCS_IOCSC_KVCS_SHIFT``
Shift amount to get the value of Key Value Command Set
``NVME_IOCS_IOCSC_KVCS_MASK``
Mask to get the value of Key Value Command Set
``NVME_IOCS_IOCSC_ZNSCS_SHIFT``
Shift amount to get the value of Zoned Namespace Command
Set
``NVME_IOCS_IOCSC_ZNSCS_MASK``
Mask to get the value of Zoned Namespace Command Set
``NVME_IOCS_IOCSC_SLMCS_SHIFT``
Shift amount to get the value of Subsystem Local Memory
Command Set
``NVME_IOCS_IOCSC_SLMCS_MASK``
Mask to get the value of Subsystem Local Memory Command Set
``NVME_IOCS_IOCSC_CPNCS_SHIFT``
Shift amount to get the value of Computational Programs
Namespace Command Set
``NVME_IOCS_IOCSC_CPNCS_MASK``
Mask to get the value of Computational Programs Namespace
Command Set
.. c:struct:: nvme_id_domain_attr
Domain Attributes Entry
**Definition**
::
struct nvme_id_domain_attr {
__le16 dom_id;
__u8 rsvd2[14];
__u8 dom_cap[16];
__u8 unalloc_dom_cap[16];
__u8 max_egrp_dom_cap[16];
__u8 rsvd64[64];
};
**Members**
``dom_id``
Domain Identifier
``rsvd2``
Reserved
``dom_cap``
Total Domain Capacity
``unalloc_dom_cap``
Unallocated Domain Capacity
``max_egrp_dom_cap``
Max Endurance Group Domain Capacity
``rsvd64``
Reserved
.. c:struct:: nvme_id_domain_list
Domain List
**Definition**
::
struct nvme_id_domain_list {
__u8 num;
__u8 rsvd[127];
struct nvme_id_domain_attr domain_attr[NVME_ID_DOMAIN_LIST_MAX];
};
**Members**
``num``
Number of domain attributes
``rsvd``
Reserved
``domain_attr``
List of domain attributes
.. c:struct:: nvme_id_endurance_group_list
Endurance Group List
**Definition**
::
struct nvme_id_endurance_group_list {
__le16 num;
__le16 identifier[NVME_ID_ENDURANCE_GROUP_LIST_MAX];
};
**Members**
``num``
Number of Identifiers
``identifier``
Endurance Group Identifier
.. c:struct:: nvme_supported_log_pages
Supported Log Pages - Log
**Definition**
::
struct nvme_supported_log_pages {
__le32 lid_support[NVME_LOG_SUPPORTED_LOG_PAGES_MAX];
};
**Members**
``lid_support``
Log Page Identifier Supported
**Description**
Supported Log Pages (Log Identifier 00h)
.. c:struct:: nvme_error_log_page
Error Information Log Entry (Log Identifier 01h)
**Definition**
::
struct nvme_error_log_page {
__le64 error_count;
__le16 sqid;
__le16 cmdid;
__le16 status_field;
__le16 parm_error_location;
__le64 lba;
__le32 nsid;
__u8 vs;
__u8 trtype;
__u8 csi;
__u8 opcode;
__le64 cs;
__le16 trtype_spec_info;
__u8 rsvd[21];
__u8 log_page_version;
};
**Members**
``error_count``
Error Count: a 64-bit incrementing error count,
indicating a unique identifier for this error. The error
count starts at ``1h``, is incremented for each unique error
log entry, and is retained across power off conditions.
A value of ``0h`` indicates an invalid entry; this value
is used when there are lost entries or when there are
fewer errors than the maximum number of entries the
controller supports. If the value of this field is
``FFFFFFFFh``, then the field shall be set to 1h when
incremented (i.e., rolls over to ``1h``). Prior to NVMe
1.4, processing of incrementing beyond ``FFFFFFFFh`` is
unspecified.
``sqid``
Submission Queue ID: indicates the Submission Queue
Identifier of the command that the error information is
associated with. If the error is not specific to
a particular command, then this field shall be set to
``FFFFh``.
``cmdid``
Command ID: indicates the Command Identifier of the
command that the error is associated with. If the error
is not specific to a particular command, then this field
shall be set to ``FFFFh``.
``status_field``
Bits 15-1: Status Field: indicates the Status Field for
the command that completed. If the error is not specific
to a particular command, then this field reports the most
applicable status value.
Bit 0: Phase Tag: may indicate the Phase Tag posted for
the command.
``parm_error_location``
Parameter Error Location: indicates the byte and bit of
the command parameter that the error is associated with,
if applicable. If the parameter spans multiple bytes or
bits, then the location indicates the first byte and bit
of the parameter.
Bits 10-8: Bit in command that contained the error.
Valid values are 0 to 7.
Bits 7-0: Byte in command that contained the error.
Valid values are 0 to 63.
``lba``
LBA: This field indicates the first LBA that experienced
the error condition, if applicable.
``nsid``
Namespace: This field indicates the NSID of the namespace
that the error is associated with, if applicable.
``vs``
Vendor Specific Information Available: If there is
additional vendor specific error information available,
this field provides the log page identifier associated
with that page. A value of ``0h`` indicates that no additional
information is available. Valid values are in the range
of ``80h`` to ``FFh``.
``trtype``
Transport Type (TRTYPE): indicates the Transport Type of
the transport associated with the error. The values in
this field are the same as the TRTYPE values in the
Discovery Log Page Entry. If the error is not transport
related, this field shall be cleared to ``0h``. If the error
is transport related, this field shall be set to the type
of the transport - see :c:type:`enum nvme_trtype <nvme_trtype>`.
``csi``
Command Set Indicator: This field contains command set
indicator for the command that the error is associated
with.
``opcode``
Opcode: This field contains opcode for the command that
the error is associated with.
``cs``
Command Specific Information: This field contains command
specific information. If used, the command definition
specifies the information returned.
``trtype_spec_info``
Transport Type Specific Information
``rsvd``
Reserved: [62:42]
``log_page_version``
This field shall be set to 1h. If set, **csi** and **opcode**
will have valid values.
.. c:enum:: nvme_err_status_field
This field indicates the error information log entry status field
**Constants**
``NVME_ERR_SF_PHASE_TAG_SHIFT``
Shift amount to get the phase tag
``NVME_ERR_SF_STATUS_FIELD_SHIFT``
Shift amount to get the status field
``NVME_ERR_SF_PHASE_TAG_MASK``
Mask to get the phase tag
``NVME_ERR_SF_STATUS_FIELD_MASK``
Mask to get the status field
.. c:struct:: nvme_smart_log
SMART / Health Information Log (Log Identifier 02h)
**Definition**
::
struct nvme_smart_log {
__u8 critical_warning;
__u8 temperature[2];
__u8 avail_spare;
__u8 spare_thresh;
__u8 percent_used;
__u8 endu_grp_crit_warn_sumry;
__u8 rsvd7[25];
__u8 data_units_read[16];
__u8 data_units_written[16];
__u8 host_reads[16];
__u8 host_writes[16];
__u8 ctrl_busy_time[16];
__u8 power_cycles[16];
__u8 power_on_hours[16];
__u8 unsafe_shutdowns[16];
__u8 media_errors[16];
__u8 num_err_log_entries[16];
__le32 warning_temp_time;
__le32 critical_comp_time;
__le16 temp_sensor[8];
__le32 thm_temp1_trans_count;
__le32 thm_temp2_trans_count;
__le32 thm_temp1_total_time;
__le32 thm_temp2_total_time;
__u8 rsvd232[280];
};
**Members**
``critical_warning``
This field indicates critical warnings for the state
of the controller. Critical warnings may result in an
asynchronous event notification to the host. Bits in
this field represent the current associated state and
are not persistent (see :c:type:`enum nvme_smart_crit <nvme_smart_crit>`).
``temperature``
Composite Temperature: Contains a value corresponding
to a temperature in Kelvins that represents the current
composite temperature of the controller and namespace(s)
associated with that controller. The manner in which
this value is computed is implementation specific and
may not represent the actual temperature of any physical
point in the NVM subsystem. Warning and critical
overheating composite temperature threshold values are
reported by the WCTEMP and CCTEMP fields in the Identify
Controller data structure.
``avail_spare``
Available Spare: Contains a normalized percentage (0%
to 100%) of the remaining spare capacity available.
``spare_thresh``
Available Spare Threshold: When the Available Spare
falls below the threshold indicated in this field, an
asynchronous event completion may occur. The value is
indicated as a normalized percentage (0% to 100%).
The values 101 to 255 are reserved.
``percent_used``
Percentage Used: Contains a vendor specific estimate
of the percentage of NVM subsystem life used based on
the actual usage and the manufacturer's prediction of
NVM life. A value of 100 indicates that the estimated
endurance of the NVM in the NVM subsystem has been
consumed, but may not indicate an NVM subsystem failure.
The value is allowed to exceed 100. Percentages greater
than 254 shall be represented as 255. This value shall
be updated once per power-on hour (when the controller
is not in a sleep state).
``endu_grp_crit_warn_sumry``
Endurance Group Critical Warning Summary: This field
indicates critical warnings for the state of Endurance
Groups. Bits in this field represent the current associated
state and are not persistent (see :c:type:`enum nvme_smart_egcw <nvme_smart_egcw>`).
``rsvd7``
Reserved
``data_units_read``
Data Units Read: Contains the number of 512 byte data
units the host has read from the controller; this value
does not include metadata. This value is reported in
thousands (i.e., a value of 1 corresponds to 1000
units of 512 bytes read) and is rounded up (e.g., one
indicates the that number of 512 byte data units read
is from 1 to 1000, three indicates that the number of
512 byte data units read is from 2001 to 3000). When
the LBA size is a value other than 512 bytes, the
controller shall convert the amount of data read to
512 byte units. For the NVM command set, logical blocks
read as part of Compare, Read, and Verify operations
shall be included in this value. A value of ``0h`` in
this field indicates that the number of Data Units Read
is not reported.
``data_units_written``
Data Units Written: Contains the number of 512 byte
data units the host has written to the controller;
this value does not include metadata. This value is
reported in thousands (i.e., a value of 1 corresponds
to 1000 units of 512 bytes written) and is rounded up
(e.g., one indicates that the number of 512 byte data
units written is from 1 to 1,000, three indicates that
the number of 512 byte data units written is from 2001
to 3000). When the LBA size is a value other than 512
bytes, the controller shall convert the amount of data
written to 512 byte units. For the NVM command set,
logical blocks written as part of Write operations shall
be included in this value. Write Uncorrectable commands
and Write Zeroes commands shall not impact this value.
A value of ``0h`` in this field indicates that the number
of Data Units Written is not reported.
``host_reads``
Host Read Commands: Contains the number of read commands
completed by the controller. For the NVM command set,
this value is the sum of the number of Compare commands
and the number of Read commands.
``host_writes``
Host Write Commands: Contains the number of write
commands completed by the controller. For the NVM
command set, this is the number of Write commands.
``ctrl_busy_time``
Controller Busy Time: Contains the amount of time the
controller is busy with I/O commands. The controller
is busy when there is a command outstanding to an I/O
Queue (specifically, a command was issued via an I/O
Submission Queue Tail doorbell write and the corresponding
completion queue entry has not been posted yet to the
associated I/O Completion Queue). This value is
reported in minutes.
``power_cycles``
Power Cycles: Contains the number of power cycles.
``power_on_hours``
Power On Hours: Contains the number of power-on hours.
This may not include time that the controller was
powered and in a non-operational power state.
``unsafe_shutdowns``
Unsafe Shutdowns: Contains the number of unsafe
shutdowns. This count is incremented when a Shutdown
Notification (CC.SHN) is not received prior to loss of power.
``media_errors``
Media and Data Integrity Errors: Contains the number
of occurrences where the controller detected an
unrecovered data integrity error. Errors such as
uncorrectable ECC, CRC checksum failure, or LBA tag
mismatch are included in this field. Errors introduced
as a result of a Write Uncorrectable command may or
may not be included in this field.
``num_err_log_entries``
Number of Error Information Log Entries: Contains the
number of Error Information log entries over the life
of the controller.
``warning_temp_time``
Warning Composite Temperature Time: Contains the amount
of time in minutes that the controller is operational
and the Composite Temperature is greater than or equal
to the Warning Composite Temperature Threshold (WCTEMP)
field and less than the Critical Composite Temperature
Threshold (CCTEMP) field in the Identify Controller
data structure. If the value of the WCTEMP or CCTEMP
field is ``0h``, then this field is always cleared to ``0h``
regardless of the Composite Temperature value.
``critical_comp_time``
Critical Composite Temperature Time: Contains the amount
of time in minutes that the controller is operational
and the Composite Temperature is greater than or equal
to the Critical Composite Temperature Threshold (CCTEMP)
field in the Identify Controller data structure. If
the value of the CCTEMP field is ``0h``, then this field
is always cleared to 0h regardless of the Composite
Temperature value.
``temp_sensor``
Temperature Sensor 1-8: Contains the current temperature
in degrees Kelvin reported by temperature sensors 1-8.
The physical point in the NVM subsystem whose temperature
is reported by the temperature sensor and the temperature
accuracy is implementation specific. An implementation
that does not implement the temperature sensor reports
a value of ``0h``.
``thm_temp1_trans_count``
Thermal Management Temperature 1 Transition Count:
Contains the number of times the controller transitioned
to lower power active power states or performed vendor
specific thermal management actions while minimizing
the impact on performance in order to attempt to reduce
the Composite Temperature because of the host controlled
thermal management feature (i.e., the Composite
Temperature rose above the Thermal Management
Temperature 1). This counter shall not wrap once the
value ``FFFFFFFFh`` is reached. A value of ``0h``, indicates
that this transition has never occurred or this field
is not implemented.
``thm_temp2_trans_count``
Thermal Management Temperature 2 Transition Count
``thm_temp1_total_time``
Total Time For Thermal Management Temperature 1:
Contains the number of seconds that the controller
had transitioned to lower power active power states or
performed vendor specific thermal management actions
while minimizing the impact on performance in order to
attempt to reduce the Composite Temperature because of
the host controlled thermal management feature. This
counter shall not wrap once the value ``FFFFFFFFh`` is
reached. A value of ``0h``, indicates that this transition
has never occurred or this field is not implemented.
``thm_temp2_total_time``
Total Time For Thermal Management Temperature 2
``rsvd232``
Reserved
.. c:enum:: nvme_smart_crit
Critical Warning
**Constants**
``NVME_SMART_CRIT_SPARE``
If set, then the available spare capacity has fallen
below the threshold.
``NVME_SMART_CRIT_TEMPERATURE``
If set, then a temperature is either greater
than or equal to an over temperature threshold; or
less than or equal to an under temperature threshold.
``NVME_SMART_CRIT_DEGRADED``
If set, then the NVM subsystem reliability has
been degraded due to significant media related errors
or any internal error that degrades NVM subsystem
reliability.
``NVME_SMART_CRIT_MEDIA``
If set, then all of the media has been placed in read
only mode. The controller shall not set this bit if
the read-only condition on the media is a result of
a change in the write protection state of a namespace.
``NVME_SMART_CRIT_VOLATILE_MEMORY``
If set, then the volatile memory backup
device has failed. This field is only valid if the
controller has a volatile memory backup solution.
``NVME_SMART_CRIT_PMR_RO``
If set, then the Persistent Memory Region has become
read-only or unreliable.
.. c:enum:: nvme_smart_egcw
Endurance Group Critical Warning Summary
**Constants**
``NVME_SMART_EGCW_SPARE``
If set, then the available spare capacity of one or
more Endurance Groups has fallen below the threshold.
``NVME_SMART_EGCW_DEGRADED``
If set, then the reliability of one or more
Endurance Groups has been degraded due to significant
media related errors or any internal error that
degrades NVM subsystem reliability.
``NVME_SMART_EGCW_RO``
If set, then the namespaces in one or more Endurance
Groups have been placed in read only mode not as
a result of a change in the write protection state
of a namespace.
.. c:struct:: nvme_firmware_slot
Firmware Slot Information Log
**Definition**
::
struct nvme_firmware_slot {
__u8 afi;
__u8 rsvd1[7];
char frs[7][8];
__u8 rsvd2[448];
};
**Members**
``afi``
Active Firmware Info
``rsvd1``
Reserved
``frs``
Firmware Revision for Slot
``rsvd2``
Reserved
.. c:struct:: nvme_cmd_effects_log
Commands Supported and Effects Log
**Definition**
::
struct nvme_cmd_effects_log {
__le32 acs[256];
__le32 iocs[256];
__u8 rsvd[2048];
};
**Members**
``acs``
Admin Command Supported
``iocs``
I/O Command Supported
``rsvd``
Reserved
.. c:enum:: nvme_cmd_effects
Commands Supported and Effects
**Constants**
``NVME_CMD_EFFECTS_CSUPP``
Command Supported
``NVME_CMD_EFFECTS_LBCC``
Logical Block Content Change
``NVME_CMD_EFFECTS_NCC``
Namespace Capability Change
``NVME_CMD_EFFECTS_NIC``
Namespace Inventory Change
``NVME_CMD_EFFECTS_CCC``
Controller Capability Change
``NVME_CMD_EFFECTS_CSER_MASK``
Command Submission and Execution Relaxations
``NVME_CMD_EFFECTS_CSE_MASK``
Command Submission and Execution
``NVME_CMD_EFFECTS_UUID_SEL``
UUID Selection Supported
.. c:struct:: nvme_st_result
Self-test Result
**Definition**
::
struct nvme_st_result {
__u8 dsts;
__u8 seg;
__u8 vdi;
__u8 rsvd;
__le64 poh;
__le32 nsid;
__le64 flba;
__u8 sct;
__u8 sc;
__u8 vs[2];
};
**Members**
``dsts``
Device Self-test Status: Indicates the device self-test code and the
status of the operation (see :c:type:`enum nvme_status_result <nvme_status_result>` and :c:type:`enum nvme_st_code <nvme_st_code>`).
``seg``
Segment Number: Iindicates the segment number where the first self-test
failure occurred. If Device Self-test Status (**dsts**) is not set to
#NVME_ST_RESULT_KNOWN_SEG_FAIL, then this field should be ignored.
``vdi``
Valid Diagnostic Information: Indicates the diagnostic failure
information that is reported. See :c:type:`enum nvme_st_valid_diag_info <nvme_st_valid_diag_info>`.
``rsvd``
Reserved
``poh``
Power On Hours (POH): Indicates the number of power-on hours at the
time the device self-test operation was completed or aborted. This
does not include time that the controller was powered and in a low
power state condition.
``nsid``
Namespace Identifier (NSID): Indicates the namespace that the Failing
LBA occurred on. Valid only when the NSID Valid bit
(#NVME_ST_VALID_DIAG_INFO_NSID) is set in the Valid Diagnostic
Information (**vdi**) field.
``flba``
Failing LBA: indicates the LBA of the logical block that caused the
test to fail. If the device encountered more than one failed logical
block during the test, then this field only indicates one of those
failed logical blocks. Valid only when the NSID Valid bit
(#NVME_ST_VALID_DIAG_INFO_FLBA) is set in the Valid Diagnostic
Information (**vdi**) field.
``sct``
Status Code Type: This field may contain additional information related
to errors or conditions. Bits 2:0 may contain additional information
relating to errors or conditions that occurred during the device
self-test operation represented in the same format used in the Status
Code Type field of the completion queue entry (refer to :c:type:`enum nvme_status_field <nvme_status_field>`).
Valid only when the NSID Valid bit (#NVME_ST_VALID_DIAG_INFO_SCT) is
set in the Valid Diagnostic Information (**vdi**) field.
``sc``
Status Code: This field may contain additional information relating
to errors or conditions that occurred during the device self-test
operation represented in the same format used in the Status Code field
of the completion queue entry. Valid only when the SCT Valid bit
(#NVME_ST_VALID_DIAG_INFO_SC) is set in the Valid Diagnostic
Information (**vdi**) field.
``vs``
Vendor Specific.
.. c:enum:: nvme_status_result
Result of the device self-test operation
**Constants**
``NVME_ST_RESULT_NO_ERR``
Operation completed without error.
``NVME_ST_RESULT_ABORTED``
Operation was aborted by a Device Self-test command.
``NVME_ST_RESULT_CLR``
Operation was aborted by a Controller Level Reset.
``NVME_ST_RESULT_NS_REMOVED``
Operation was aborted due to a removal of
a namespace from the namespace inventory.
``NVME_ST_RESULT_ABORTED_FORMAT``
Operation was aborted due to the processing
of a Format NVM command.
``NVME_ST_RESULT_FATAL_ERR``
A fatal error or unknown test error occurred
while the controller was executing the device
self-test operation and the operation did
not complete.
``NVME_ST_RESULT_UNKNOWN_SEG_FAIL``
Operation completed with a segment that failed
and the segment that failed is not known.
``NVME_ST_RESULT_KNOWN_SEG_FAIL``
Operation completed with one or more failed
segments and the first segment that failed
is indicated in the Segment Number field.
``NVME_ST_RESULT_ABORTED_UNKNOWN``
Operation was aborted for unknown reason.
``NVME_ST_RESULT_ABORTED_SANITIZE``
Operation was aborted due to a sanitize operation.
``NVME_ST_RESULT_NOT_USED``
Entry not used (does not contain a test result).
``NVME_ST_RESULT_MASK``
Mask to get the status result value from
the :c:type:`struct nvme_st_result <nvme_st_result>`.dsts field.
.. c:enum:: nvme_st_code
Self-test Code value
**Constants**
``NVME_ST_CODE_RESERVED``
Reserved.
``NVME_ST_CODE_SHORT``
Short device self-test operation.
``NVME_ST_CODE_EXTENDED``
Extended device self-test operation.
``NVME_ST_CODE_HOST_INIT``
Host-Initiated Refresh operation.
``NVME_ST_CODE_VS``
Vendor specific.
``NVME_ST_CODE_ABORT``
Abort device self-test operation.
``NVME_ST_CODE_SHIFT``
Shift amount to get the code value from the
:c:type:`struct nvme_st_result <nvme_st_result>`.dsts field.
.. c:enum:: nvme_st_curr_op
Current Device Self-Test Operation
**Constants**
``NVME_ST_CURR_OP_NOT_RUNNING``
No device self-test operation in progress.
``NVME_ST_CURR_OP_SHORT``
Short device self-test operation in progress.
``NVME_ST_CURR_OP_EXTENDED``
Extended device self-test operation in progress.
``NVME_ST_CURR_OP_VS``
Vendor specific.
``NVME_ST_CURR_OP_RESERVED``
Reserved.
``NVME_ST_CURR_OP_MASK``
Mask to get the current operation value from the
:c:type:`struct nvme_self_test_log <nvme_self_test_log>`.current_operation field.
``NVME_ST_CURR_OP_CMPL_MASK``
Mask to get the current operation completion value
from the :c:type:`struct nvme_self_test_log <nvme_self_test_log>`.completion field.
.. c:enum:: nvme_st_valid_diag_info
Valid Diagnostic Information
**Constants**
``NVME_ST_VALID_DIAG_INFO_NSID``
NSID Valid: if set, then the contents of
the Namespace Identifier field are valid.
``NVME_ST_VALID_DIAG_INFO_FLBA``
FLBA Valid: if set, then the contents of
the Failing LBA field are valid.
``NVME_ST_VALID_DIAG_INFO_SCT``
SCT Valid: if set, then the contents of
the Status Code Type field are valid.
``NVME_ST_VALID_DIAG_INFO_SC``
SC Valid: if set, then the contents of
the Status Code field are valid.
.. c:struct:: nvme_self_test_log
Device Self-test (Log Identifier 06h)
**Definition**
::
struct nvme_self_test_log {
__u8 current_operation;
__u8 completion;
__u8 rsvd[2];
struct nvme_st_result result[NVME_LOG_ST_MAX_RESULTS];
};
**Members**
``current_operation``
Current Device Self-Test Operation: indicates the status
of the current device self-test operation. If a device
self-test operation is in process (i.e., this field is set
to #NVME_ST_CURR_OP_SHORT or #NVME_ST_CURR_OP_EXTENDED),
then the controller shall not set this field to
#NVME_ST_CURR_OP_NOT_RUNNING until a new Self-test Result
Data Structure is created (i.e., if a device self-test
operation completes or is aborted, then the controller
shall create a Self-test Result Data Structure prior to
setting this field to #NVME_ST_CURR_OP_NOT_RUNNING).
See :c:type:`enum nvme_st_curr_op <nvme_st_curr_op>`.
``completion``
Current Device Self-Test Completion: indicates the percentage
of the device self-test operation that is complete (e.g.,
a value of 25 indicates that 25% of the device self-test
operation is complete and 75% remains to be tested).
If the **current_operation** field is cleared to
#NVME_ST_CURR_OP_NOT_RUNNING (indicating there is no device
self-test operation in progress), then this field is ignored.
``rsvd``
Reserved
``result``
Self-test Result Data Structures, see :c:type:`struct nvme_st_result <nvme_st_result>`.
.. c:enum:: nvme_cmd_get_log_telemetry_host_lsp
Telemetry Host-Initiated log specific field
**Constants**
``NVME_LOG_TELEM_HOST_LSP_RETAIN``
Get Telemetry Data Blocks
``NVME_LOG_TELEM_HOST_LSP_CREATE``
Create Telemetry Data Blocks
.. c:enum:: nvme_telemetry_da
Telemetry Log Data Area
**Constants**
``NVME_TELEMETRY_DA_CTRL_DETERMINE``
The controller determines the data areas to be created
``NVME_TELEMETRY_DA_1``
Data Area 1
``NVME_TELEMETRY_DA_2``
Data Area 2
``NVME_TELEMETRY_DA_3``
Data Area 3
``NVME_TELEMETRY_DA_4``
Data Area 4
.. c:struct:: nvme_telemetry_log
Retrieve internal data specific to the manufacturer.
**Definition**
::
struct nvme_telemetry_log {
__u8 lpi;
__u8 rsvd1[4];
__u8 ieee[3];
__le16 dalb1;
__le16 dalb2;
__le16 dalb3;
__u8 rsvd14[2];
__le32 dalb4;
__u8 rsvd20[360];
__u8 ths;
union {
__u8 hostdgn;
__u8 tcs;
};
__u8 ctrlavail;
__u8 ctrldgn;
__u8 rsnident[128];
__u8 data_area[];
};
**Members**
``lpi``
Log Identifier, either ``NVME_LOG_LID_TELEMETRY_HOST`` or
``NVME_LOG_LID_TELEMETRY_CTRL``
``rsvd1``
Reserved
``ieee``
IEEE OUI Identifier is the Organization Unique Identifier (OUI)
for the controller vendor that is able to interpret the data.
``dalb1``
Telemetry Host/Controller Initiated Data Area 1 Last Block is
the value of the last block in this area.
``dalb2``
Telemetry Host/Controller Initiated Data Area 1 Last Block is
the value of the last block in this area.
``dalb3``
Telemetry Host/ControllerInitiated Data Area 1 Last Block is
the value of the last block in this area.
``rsvd14``
Reserved
``dalb4``
Telemetry Host/Controller Initiated Data Area 4 Last Block is
the value of the last block in this area.
``rsvd20``
Reserved
``ths``
Telemetry Host-Initiated Scope
``{unnamed_union}``
anonymous
``hostdgn``
Telemetry Host-Initiated Data Generation Number is a
value that is incremented each time the host initiates a
capture of its internal controller state in the controller.
``tcs``
Telemetry Controller-Initiated Scope
``ctrlavail``
Telemetry Controller-Initiated Data Available, if cleared,
then the controller telemetry log does not contain saved
internal controller state. If this field is set to 1h, the
controller log contains saved internal controller state. If
this field is set to 1h, the data will be latched until the
host releases it by reading the log with RAE cleared.
``ctrldgn``
Telemetry Controller-Initiated Data Generation Number is
a value that is incremented each time the controller initiates a
capture of its internal controller state in the controller .
``rsnident``
Reason Identifiers a vendor specific identifier that describes
the operating conditions of the controller at the time of
capture.
``data_area``
Telemetry data blocks, vendor specific information data.
**Description**
This log consists of a header describing the log and zero or more Telemetry
Data Blocks. All Telemetry Data Blocks are ``NVME_LOG_TELEM_BLOCK_SIZE``, 512
bytes, in size. This log captures the controller’s internal state.
.. c:struct:: nvme_endurance_group_log
Endurance Group Information Log
**Definition**
::
struct nvme_endurance_group_log {
__u8 critical_warning;
__u8 endurance_group_features;
__u8 rsvd2;
__u8 avl_spare;
__u8 avl_spare_threshold;
__u8 percent_used;
__le16 domain_identifier;
__u8 rsvd8[24];
__u8 endurance_estimate[16];
__u8 data_units_read[16];
__u8 data_units_written[16];
__u8 media_units_written[16];
__u8 host_read_cmds[16];
__u8 host_write_cmds[16];
__u8 media_data_integrity_err[16];
__u8 num_err_info_log_entries[16];
__u8 total_end_grp_cap[16];
__u8 unalloc_end_grp_cap[16];
__u8 rsvd192[320];
};
**Members**
``critical_warning``
Critical Warning
``endurance_group_features``
Endurance Group Features
``rsvd2``
Reserved
``avl_spare``
Available Spare
``avl_spare_threshold``
Available Spare Threshold
``percent_used``
Percentage Used
``domain_identifier``
Domain Identifier
``rsvd8``
Reserved
``endurance_estimate``
Endurance Estimate
``data_units_read``
Data Units Read
``data_units_written``
Data Units Written
``media_units_written``
Media Units Written
``host_read_cmds``
Host Read Commands
``host_write_cmds``
Host Write Commands
``media_data_integrity_err``
Media and Data Integrity Errors
``num_err_info_log_entries``
Number of Error Information Log Entries
``total_end_grp_cap``
Total Endurance Group Capacity
``unalloc_end_grp_cap``
Unallocated Endurance Group Capacity
``rsvd192``
Reserved
.. c:enum:: nvme_eg_critical_warning_flags
Endurance Group Information Log - Critical Warning
**Constants**
``NVME_EG_CRITICAL_WARNING_SPARE``
Available spare capacity of the Endurance Group
has fallen below the threshold
``NVME_EG_CRITICAL_WARNING_DEGRADED``
Endurance Group reliability has been degraded
``NVME_EG_CRITICAL_WARNING_READ_ONLY``
Endurance Group have been placed in read only
mode
.. c:struct:: nvme_aggregate_endurance_group_event
Endurance Group Event Aggregate
**Definition**
::
struct nvme_aggregate_endurance_group_event {
__le64 num_entries;
__le16 entries[];
};
**Members**
``num_entries``
Number or entries
``entries``
List of entries
.. c:struct:: nvme_nvmset_predictable_lat_log
Predictable Latency Mode - Deterministic Threshold Configuration Data
**Definition**
::
struct nvme_nvmset_predictable_lat_log {
__u8 status;
__u8 rsvd1;
__le16 event_type;
__u8 rsvd4[28];
__le64 dtwin_rt;
__le64 dtwin_wt;
__le64 dtwin_tmax;
__le64 ndwin_tmin_hi;
__le64 ndwin_tmin_lo;
__u8 rsvd72[56];
__le64 dtwin_re;
__le64 dtwin_we;
__le64 dtwin_te;
__u8 rsvd152[360];
};
**Members**
``status``
Status
``rsvd1``
Reserved
``event_type``
Event Type
``rsvd4``
Reserved
``dtwin_rt``
DTWIN Reads Typical
``dtwin_wt``
DTWIN Writes Typical
``dtwin_tmax``
DTWIN Time Maximum
``ndwin_tmin_hi``
NDWIN Time Minimum High
``ndwin_tmin_lo``
NDWIN Time Minimum Low
``rsvd72``
Reserved
``dtwin_re``
DTWIN Reads Estimate
``dtwin_we``
DTWIN Writes Estimate
``dtwin_te``
DTWIN Time Estimate
``rsvd152``
Reserved
.. c:enum:: nvme_nvmeset_pl_status
Predictable Latency Per NVM Set Log - Status
**Constants**
``NVME_NVMSET_PL_STATUS_DISABLED``
Not used (Predictable Latency Mode not enabled)
``NVME_NVMSET_PL_STATUS_DTWIN``
Deterministic Window (DTWIN)
``NVME_NVMSET_PL_STATUS_NDWIN``
Non-Deterministic Window (NDWIN)
.. c:enum:: nvme_nvmset_pl_events
Predictable Latency Per NVM Set Log - Event Type
**Constants**
``NVME_NVMSET_PL_EVENT_DTWIN_READ_WARN``
DTWIN Reads Warning
``NVME_NVMSET_PL_EVENT_DTWIN_WRITE_WARN``
DTWIN Writes Warning
``NVME_NVMSET_PL_EVENT_DTWIN_TIME_WARN``
DTWIN Time Warning
``NVME_NVMSET_PL_EVENT_DTWIN_EXCEEDED``
Autonomous transition from DTWIN
to NDWIN due to typical or
maximum value exceeded
``NVME_NVMSET_PL_EVENT_DTWIN_EXCURSION``
Autonomous transition from DTWIN
to NDWIN due to Deterministic
Excursion
.. c:struct:: nvme_aggregate_predictable_lat_event
Predictable Latency Event Aggregate Log Page
**Definition**
::
struct nvme_aggregate_predictable_lat_event {
__le64 num_entries;
__le16 entries[];
};
**Members**
``num_entries``
Number of entries
``entries``
Entry list
.. c:struct:: nvme_ana_group_desc
ANA Group Descriptor
**Definition**
::
struct nvme_ana_group_desc {
__le32 grpid;
__le32 nnsids;
__le64 chgcnt;
__u8 state;
__u8 rsvd17[15];
__le32 nsids[];
};
**Members**
``grpid``
ANA group id
``nnsids``
Number of namespaces in **nsids**
``chgcnt``
Change counter
``state``
ANA state
``rsvd17``
Reserved
``nsids``
List of namespaces
.. c:enum:: nvme_ana_state
ANA Group Descriptor - Asymmetric Namespace Access State
**Constants**
``NVME_ANA_STATE_OPTIMIZED``
ANA Optimized state
``NVME_ANA_STATE_NONOPTIMIZED``
ANA Non-Optimized state
``NVME_ANA_STATE_INACCESSIBLE``
ANA Inaccessible state
``NVME_ANA_STATE_PERSISTENT_LOSS``
ANA Persistent Loss state
``NVME_ANA_STATE_CHANGE``
ANA Change state
.. c:struct:: nvme_ana_log
Asymmetric Namespace Access Log
**Definition**
::
struct nvme_ana_log {
__le64 chgcnt;
__le16 ngrps;
__u8 rsvd10[6];
struct nvme_ana_group_desc descs[];
};
**Members**
``chgcnt``
Change Count
``ngrps``
Number of ANA Group Descriptors
``rsvd10``
Reserved
``descs``
ANA Group Descriptor
.. c:struct:: nvme_persistent_event_log
Persistent Event Log
**Definition**
::
struct nvme_persistent_event_log {
__u8 lid;
__u8 rsvd1[3];
__le32 tnev;
__le64 tll;
__u8 rv;
__u8 rsvd17;
__le16 lhl;
__le64 ts;
__u8 poh[16];
__le64 pcc;
__le16 vid;
__le16 ssvid;
char sn[20];
char mn[40];
char subnqn[NVME_NQN_LENGTH];
__le16 gen_number;
__le32 rci;
__u8 rsvd378[102];
__u8 seb[32];
};
**Members**
``lid``
Log Identifier
``rsvd1``
Reserved
``tnev``
Total Number of Events
``tll``
Total Log Length
``rv``
Log Revision
``rsvd17``
Reserved
``lhl``
Log Header Length
``ts``
Timestamp
``poh``
Power on Hours
``pcc``
Power Cycle Count
``vid``
PCI Vendor ID
``ssvid``
PCI Subsystem Vendor ID
``sn``
Serial Number
``mn``
Model Number
``subnqn``
NVM Subsystem NVMe Qualified Name
``gen_number``
Generation Number
``rci``
Reporting Context Information
``rsvd378``
Reserved
``seb``
Supported Events Bitmap
.. c:enum:: nvme_pel_rci
This field indicates the persistent event log reporting context
**Constants**
``NVME_PEL_RCI_RCPID_SHIFT``
Shift amount to get the reporting context port identifier
from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RCPIT_SHIFT``
Shift amount to get the reporting context port identifier
type from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RCE_SHIFT``
Shift amount to get the reporting context exists
from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RSVD_SHIFT``
Shift amount to get the reserved reporting context
from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RCPID_MASK``
Mask to get the reporting context port identifier from
the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RCPIT_MASK``
Mask to get the reporting context port identifier type from
the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RCE_MASK``
Mask to get the reporting context exists from
the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_RCI_RSVD_MASK``
Mask to get the reserved reporting context from
the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
.. c:enum:: nvme_pel_rci_rcpit
Persistent Event Log Reporting Context - Port Identifier Type
**Constants**
``NVME_PEL_RCI_RCPIT_NOT_EXIST``
Does not already exist
``NVME_PEL_RCI_RCPIT_EST_PORT``
Established by an NVM subsystem port
``NVME_PEL_RCI_RCPIT_EST_ME``
Established by a Management Endpoint
.. c:struct:: nvme_persistent_event_entry
Persistent Event
**Definition**
::
struct nvme_persistent_event_entry {
__u8 etype;
__u8 etype_rev;
__u8 ehl;
__u8 ehai;
__le16 cntlid;
__le64 ets;
__le16 pelpid;
__u8 rsvd16[4];
__le16 vsil;
__le16 el;
};
**Members**
``etype``
Event Type
``etype_rev``
Event Type Revision
``ehl``
Event Header Length
``ehai``
Event Header Additional Info
``cntlid``
Controller Identifier
``ets``
Event Timestamp
``pelpid``
Port Identifier
``rsvd16``
Reserved
``vsil``
Vendor Specific Information Length
``el``
Event Length
.. c:enum:: nvme_persistent_event_types
Persistent event log events
**Constants**
``NVME_PEL_SMART_HEALTH_EVENT``
SMART / Health Log Snapshot Event
``NVME_PEL_FW_COMMIT_EVENT``
Firmware Commit Event
``NVME_PEL_TIMESTAMP_EVENT``
Timestamp Change Event
``NVME_PEL_POWER_ON_RESET_EVENT``
Power-on or Reset Event
``NVME_PEL_NSS_HW_ERROR_EVENT``
NVM Subsystem Hardware Error Event
``NVME_PEL_CHANGE_NS_EVENT``
Change Namespace Event
``NVME_PEL_FORMAT_START_EVENT``
Format NVM Start Event
``NVME_PEL_FORMAT_COMPLETION_EVENT``
Format NVM Completion Event
``NVME_PEL_SANITIZE_START_EVENT``
Sanitize Start Event
``NVME_PEL_SANITIZE_COMPLETION_EVENT``
Sanitize Completion Event
``NVME_PEL_SET_FEATURE_EVENT``
Set Feature Event
``NVME_PEL_TELEMETRY_CRT``
Telemetry Log Create Event
``NVME_PEL_THERMAL_EXCURSION_EVENT``
Thermal Excursion Event
``NVME_PEL_SANITIZE_MEDIA_VERIF_EVENT``
Sanitize Media Verification Event
``NVME_PEL_VENDOR_SPECIFIC_EVENT``
Vendor Specific Event
``NVME_PEL_TCG_DEFINED_EVENT``
TCG Defined Event
.. c:enum:: nvme_pel_ehai
This field indicates the persistent event header additional information
**Constants**
``NVME_PEL_EHAI_PIT_SHIFT``
Shift amount to get the reporting context port identifier
from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_EHAI_RSVD_SHIFT``
Shift amount to get the reserved reporting context
from the :c:type:`struct nvme_persistent_event_log <nvme_persistent_event_log>`.rci field.
``NVME_PEL_EHAI_PIT_MASK``
Mask to get the reporting context port identifier from
the :c:type:`struct nvme_st_result <nvme_st_result>`.dsts field.
``NVME_PEL_EHAI_RSVD_MASK``
Mask to get the reserved reporting context from
the :c:type:`struct nvme_st_result <nvme_st_result>`.dsts field.
.. c:enum:: nvme_pel_ehai_pit
Persistent Event Header Additional Information - Port Identifier Type
**Constants**
``NVME_PEL_EHAI_PIT_NOT_REPORTED``
PIT not reported and PELPID does not apply
``NVME_PEL_EHAI_PIT_NSS_PORT``
NVM subsystem port
``NVME_PEL_EHAI_PIT_NMI_PORT``
NVMe-MI port
``NVME_PEL_EHAI_PIT_NOT_ASSOCIATED``
Event not associated with any port and PELPID does not apply
.. c:struct:: nvme_fw_commit_event
Firmware Commit Event Data
**Definition**
::
struct nvme_fw_commit_event {
__le64 old_fw_rev;
__le64 new_fw_rev;
__u8 fw_commit_action;
__u8 fw_slot;
__u8 sct_fw;
__u8 sc_fw;
__le16 vndr_assign_fw_commit_rc;
};
**Members**
``old_fw_rev``
Old Firmware Revision
``new_fw_rev``
New Firmware Revision
``fw_commit_action``
Firmware Commit Action
``fw_slot``
Firmware Slot
``sct_fw``
Status Code Type for Firmware Commit Command
``sc_fw``
Status Returned for Firmware Commit Command
``vndr_assign_fw_commit_rc``
Vendor Assigned Firmware Commit Result Code
.. c:struct:: nvme_timestamp
Timestamp - Data Structure for Get Features
**Definition**
::
struct nvme_timestamp {
__u8 timestamp[6];
__u8 attr;
__u8 rsvd;
};
**Members**
``timestamp``
Timestamp value based on origin and synch field
``attr``
Attribute
``rsvd``
Reserved
.. c:struct:: nvme_time_stamp_change_event
Timestamp Change Event
**Definition**
::
struct nvme_time_stamp_change_event {
__le64 previous_timestamp;
__le64 ml_secs_since_reset;
};
**Members**
``previous_timestamp``
Previous Timestamp
``ml_secs_since_reset``
Milliseconds Since Reset
.. c:struct:: nvme_power_on_reset_info_list
Controller Reset Information
**Definition**
::
struct nvme_power_on_reset_info_list {
__le16 cid;
__u8 fw_act;
__u8 op_in_prog;
__u8 rsvd4[12];
__le32 ctrl_power_cycle;
__le64 power_on_ml_seconds;
__le64 ctrl_time_stamp;
};
**Members**
``cid``
Controller ID
``fw_act``
Firmware Activation
``op_in_prog``
Operation in Progress
``rsvd4``
Reserved
``ctrl_power_cycle``
Controller Power Cycle
``power_on_ml_seconds``
Power on milliseconds
``ctrl_time_stamp``
Controller Timestamp
.. c:struct:: nvme_nss_hw_err_event
NVM Subsystem Hardware Error Event
**Definition**
::
struct nvme_nss_hw_err_event {
__le16 nss_hw_err_event_code;
__u8 rsvd2[2];
__u8 *add_hw_err_info;
};
**Members**
``nss_hw_err_event_code``
NVM Subsystem Hardware Error Event Code
``rsvd2``
Reserved
``add_hw_err_info``
Additional Hardware Error Information
.. c:struct:: nvme_change_ns_event
Change Namespace Event Data
**Definition**
::
struct nvme_change_ns_event {
__le32 nsmgt_cdw10;
__u8 rsvd4[4];
__le64 nsze;
__u8 rsvd16[8];
__le64 nscap;
__u8 flbas;
__u8 dps;
__u8 nmic;
__u8 rsvd35;
__le32 ana_grp_id;
__le16 nvmset_id;
__le16 rsvd42;
__le32 nsid;
};
**Members**
``nsmgt_cdw10``
Namespace Management CDW10
``rsvd4``
Reserved
``nsze``
Namespace Size
``rsvd16``
Reserved
``nscap``
Namespace Capacity
``flbas``
Formatted LBA Size
``dps``
End-to-end Data Protection Type Settings
``nmic``
Namespace Multi-path I/O and Namespace Sharing Capabilities
``rsvd35``
Reserved
``ana_grp_id``
ANA Group Identifier
``nvmset_id``
NVM Set Identifier
``rsvd42``
Reserved
``nsid``
Namespace ID
.. c:struct:: nvme_format_nvm_start_event
Format NVM Start Event Data
**Definition**
::
struct nvme_format_nvm_start_event {
__le32 nsid;
__u8 fna;
__u8 rsvd5[3];
__le32 format_nvm_cdw10;
};
**Members**
``nsid``
Namespace Identifier
``fna``
Format NVM Attributes
``rsvd5``
Reserved
``format_nvm_cdw10``
Format NVM CDW10
.. c:struct:: nvme_format_nvm_compln_event
Format NVM Completion Event Data
**Definition**
::
struct nvme_format_nvm_compln_event {
__le32 nsid;
__u8 smallest_fpi;
__u8 format_nvm_status;
__le16 compln_info;
__le32 status_field;
};
**Members**
``nsid``
Namespace Identifier
``smallest_fpi``
Smallest Format Progress Indicator
``format_nvm_status``
Format NVM Status
``compln_info``
Completion Information
``status_field``
Status Field
.. c:struct:: nvme_sanitize_start_event
Sanitize Start Event Data
**Definition**
::
struct nvme_sanitize_start_event {
__le32 sani_cap;
__le32 sani_cdw10;
__le32 sani_cdw11;
};
**Members**
``sani_cap``
SANICAP
``sani_cdw10``
Sanitize CDW10
``sani_cdw11``
Sanitize CDW11
.. c:struct:: nvme_sanitize_compln_event
Sanitize Completion Event Data
**Definition**
::
struct nvme_sanitize_compln_event {
__le16 sani_prog;
__le16 sani_status;
__le16 cmpln_info;
__u8 rsvd6[2];
};
**Members**
``sani_prog``
Sanitize Progress
``sani_status``
Sanitize Status
``cmpln_info``
Completion Information
``rsvd6``
Reserved
.. c:struct:: nvme_set_feature_event
Set Feature Event Data
**Definition**
::
struct nvme_set_feature_event {
__le32 layout;
__le32 cdw_mem[0];
};
**Members**
``layout``
Set Feature Event Layout
``cdw_mem``
Command Dwords Memory buffer
.. c:enum:: nvme_set_feat_event_layout
This field indicates the set feature event layout
**Constants**
``NVME_SET_FEAT_EVENT_DW_COUNT_SHIFT``
Shift amount to get the Dword count from the
:c:type:`struct nvme_set_feature_event <nvme_set_feature_event>`.layout field.
``NVME_SET_FEAT_EVENT_CC_DW0_SHIFT``
Shift amount to get the logged command completion Dword 0
from the :c:type:`struct nvme_set_feature_event <nvme_set_feature_event>`.layout field.
``NVME_SET_FEAT_EVENT_MB_COUNT_SHIFT``
Shift amount to get the memory buffer count from
the :c:type:`struct nvme_set_feature_event <nvme_set_feature_event>`.layout field.
``NVME_SET_FEAT_EVENT_DW_COUNT_MASK``
Mask to get the Dword count from the :c:type:`struct
nvme_set_feature_event <nvme_set_feature_event>`.layout field.
``NVME_SET_FEAT_EVENT_CC_DW0_MASK``
Mask to get the logged command completion Dword 0 from
the :c:type:`struct nvme_set_feature_event <nvme_set_feature_event>`.layout field.
``NVME_SET_FEAT_EVENT_MB_COUNT_MASK``
Mask to get the memory buffer count from the :c:type:`struct
nvme_set_feature_event <nvme_set_feature_event>`.layout field.
.. c:struct:: nvme_thermal_exc_event
Thermal Excursion Event Data
**Definition**
::
struct nvme_thermal_exc_event {
__u8 over_temp;
__u8 threshold;
};
**Members**
``over_temp``
Over Temperature
``threshold``
temperature threshold
.. c:struct:: nvme_lba_rd
LBA Range Descriptor
**Definition**
::
struct nvme_lba_rd {
__le64 rslba;
__le32 rnlb;
__u8 rsvd12[4];
};
**Members**
``rslba``
Range Starting LBA
``rnlb``
Range Number of Logical Blocks
``rsvd12``
Reserved
.. c:struct:: nvme_lbas_ns_element
LBA Status Log Namespace Element
**Definition**
::
struct nvme_lbas_ns_element {
__le32 neid;
__le32 nlrd;
__u8 ratype;
__u8 rsvd8[7];
struct nvme_lba_rd lba_rd[];
};
**Members**
``neid``
Namespace Element Identifier
``nlrd``
Number of LBA Range Descriptors
``ratype``
Recommended Action Type. see **enum** nvme_lba_status_atype
``rsvd8``
Reserved
``lba_rd``
LBA Range Descriptor
.. c:enum:: nvme_lba_status_atype
Action type the controller uses to return LBA status
**Constants**
``NVME_LBA_STATUS_ATYPE_ALLOCATED``
Return tracked allocated LBAs status
``NVME_LBA_STATUS_ATYPE_SCAN_UNTRACKED``
Perform scan and return Untracked and
Tracked Potentially Unrecoverable LBAs
status
``NVME_LBA_STATUS_ATYPE_TRACKED``
Return Tracked Potentially Unrecoverable
LBAs associated with physical storage
.. c:struct:: nvme_lba_status_log
LBA Status Information Log
**Definition**
::
struct nvme_lba_status_log {
__le32 lslplen;
__le32 nlslne;
__le32 estulb;
__u8 rsvd12[2];
__le16 lsgc;
struct nvme_lbas_ns_element elements[];
};
**Members**
``lslplen``
LBA Status Log Page Length
``nlslne``
Number of LBA Status Log Namespace Elements
``estulb``
Estimate of Unrecoverable Logical Blocks
``rsvd12``
Reserved
``lsgc``
LBA Status Generation Counter
``elements``
LBA Status Log Namespace Element List
.. c:struct:: nvme_eg_event_aggregate_log
Endurance Group Event Aggregate
**Definition**
::
struct nvme_eg_event_aggregate_log {
__le64 nr_entries;
__le16 egids[];
};
**Members**
``nr_entries``
Number of Entries
``egids``
Endurance Group Identifier
.. c:enum:: nvme_fid_supported_effects
FID Supported and Effects Data Structure definitions
**Constants**
``NVME_FID_SUPPORTED_EFFECTS_FSUPP``
FID Supported
``NVME_FID_SUPPORTED_EFFECTS_UDCC``
User Data Content Change
``NVME_FID_SUPPORTED_EFFECTS_NCC``
Namespace Capability Change
``NVME_FID_SUPPORTED_EFFECTS_NIC``
Namespace Inventory Change
``NVME_FID_SUPPORTED_EFFECTS_CCC``
Controller Capability Change
``NVME_FID_SUPPORTED_EFFECTS_UUID_SEL``
UUID Selection Supported
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_SHIFT``
FID Scope Shift
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_MASK``
FID Scope Mask
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_NS``
Namespace Scope
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_CTRL``
Controller Scope
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_NVM_SET``
NVM Set Scope
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_ENDGRP``
Endurance Group Scope
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_DOMAIN``
Domain Scope
``NVME_FID_SUPPORTED_EFFECTS_SCOPE_NSS``
NVM Subsystem Scope
``NVME_FID_SUPPORTED_EFFECTS_CDQSCP``
Controller Data Queue
.. c:struct:: nvme_fid_supported_effects_log
Feature Identifiers Supported and Effects
**Definition**
::
struct nvme_fid_supported_effects_log {
__le32 fid_support[NVME_LOG_FID_SUPPORTED_EFFECTS_MAX];
};
**Members**
``fid_support``
Feature Identifier Supported
.. c:enum:: nvme_mi_cmd_supported_effects
MI Command Supported and Effects Data Structure
**Constants**
``NVME_MI_CMD_SUPPORTED_EFFECTS_CSUPP``
Command Supported
``NVME_MI_CMD_SUPPORTED_EFFECTS_UDCC``
User Data Content Change
``NVME_MI_CMD_SUPPORTED_EFFECTS_NCC``
Namespace Capability Change
``NVME_MI_CMD_SUPPORTED_EFFECTS_NIC``
Namespace Inventory Change
``NVME_MI_CMD_SUPPORTED_EFFECTS_CCC``
Controller Capability Change
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_SHIFT``
20 bit shift
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_MASK``
12 bit mask - 0xfff
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_NS``
Namespace Scope
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_CTRL``
Controller Scope
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_NVM_SET``
NVM Set Scope
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_ENDGRP``
Endurance Group Scope
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_DOMAIN``
Domain Scope
``NVME_MI_CMD_SUPPORTED_EFFECTS_SCOPE_NSS``
NVM Subsystem Scope
.. c:struct:: nvme_mi_cmd_supported_effects_log
NVMe-MI Commands Supported and Effects Log
**Definition**
::
struct nvme_mi_cmd_supported_effects_log {
__le32 mi_cmd_support[NVME_LOG_MI_CMD_SUPPORTED_EFFECTS_MAX];
__le32 reserved1[NVME_LOG_MI_CMD_SUPPORTED_EFFECTS_RESERVED];
};
**Members**
``mi_cmd_support``
NVMe-MI Commands Supported
``reserved1``
Reserved
.. c:struct:: nvme_boot_partition
Boot Partition Log
**Definition**
::
struct nvme_boot_partition {
__u8 lid;
__u8 rsvd1[3];
__le32 bpinfo;
__u8 rsvd8[8];
__u8 boot_partition_data[];
};
**Members**
``lid``
Boot Partition Identifier
``rsvd1``
Reserved
``bpinfo``
Boot Partition Information
``rsvd8``
Reserved
``boot_partition_data``
Contains the contents of the
specified Boot Partition
.. c:enum:: nvme_boot_partition_info
This field indicates the boot partition information
**Constants**
``NVME_BOOT_PARTITION_INFO_BPSZ_SHIFT``
Shift amount to get the boot partition size from
the :c:type:`struct nvme_boot_partition <nvme_boot_partition>`.bpinfo field.
``NVME_BOOT_PARTITION_INFO_ABPID_SHIFT``
Shift amount to get the active boot partition ID
from the :c:type:`struct nvme_boot_partition <nvme_boot_partition>`.bpinfo field.
``NVME_BOOT_PARTITION_INFO_BPSZ_MASK``
Mask to get the boot partition size from the
:c:type:`struct nvme_boot_partition <nvme_boot_partition>`.bpinfo field.
``NVME_BOOT_PARTITION_INFO_ABPID_MASK``
Mask to get the active boot partition ID from the
:c:type:`struct nvme_boot_partition <nvme_boot_partition>`.bpinfo field.
.. c:struct:: nvme_rotational_media_info_log
Rotational Media Information Log
**Definition**
::
struct nvme_rotational_media_info_log {
__le16 endgid;
__le16 numa;
__le16 nrs;
__u8 rsvd6[2];
__le32 spinc;
__le32 fspinc;
__le32 ldc;
__le32 fldc;
__u8 rsvd24[488];
};
**Members**
``endgid``
Endurance Group Identifier
``numa``
Number of Actuators
``nrs``
Nominal Rotational Speed
``rsvd6``
Reserved
``spinc``
Spinup Count
``fspinc``
Failed Spinup Count
``ldc``
Load Count
``fldc``
Failed Load Count
``rsvd24``
Reserved
.. c:struct:: nvme_dispersed_ns_participating_nss_log
Dispersed Namespace Participating NVM Subsystems Log
**Definition**
::
struct nvme_dispersed_ns_participating_nss_log {
__le64 genctr;
__le64 numpsub;
__u8 rsvd16[240];
__u8 participating_nss[];
};
**Members**
``genctr``
Generation Counter
``numpsub``
Number of Participating NVM Subsystems
``rsvd16``
Reserved
``participating_nss``
Participating NVM Subsystem Entry
.. c:struct:: nvme_mgmt_addr_desc
Management Address Descriptor
**Definition**
::
struct nvme_mgmt_addr_desc {
__u8 mat;
__u8 rsvd1[3];
__u8 madrs[508];
};
**Members**
``mat``
Management Address Type
``rsvd1``
Reserved
``madrs``
Management Address
.. c:struct:: nvme_mgmt_addr_list_log
Management Address List Log
**Definition**
::
struct nvme_mgmt_addr_list_log {
struct nvme_mgmt_addr_desc mad[8];
};
**Members**
``mad``
Management Address Descriptor
.. c:struct:: nvme_eom_lane_desc
EOM Lane Descriptor
**Definition**
::
struct nvme_eom_lane_desc {
__u8 rsvd0;
__u8 mstatus;
__u8 lane;
__u8 eye;
__le16 top;
__le16 bottom;
__le16 left;
__le16 right;
__le16 nrows;
__le16 ncols;
__le16 edlen;
__u8 rsvd18[14];
__u8 eye_desc[];
};
**Members**
``rsvd0``
Reserved
``mstatus``
Measurement Status
``lane``
Lane number
``eye``
Eye number
``top``
Absolute number of rows from center to top edge of eye
``bottom``
Absolute number of rows from center to bottom edge of eye
``left``
Absolute number of rows from center to left edge of eye
``right``
Absolute number of rows from center to right edge of eye
``nrows``
Number of Rows
``ncols``
Number of Columns
``edlen``
Eye Data Length
``rsvd18``
Reserved
``eye_desc``
Printable Eye, Eye Data, and any Padding
.. c:struct:: nvme_phy_rx_eom_log
Physical Interface Receiver Eye Opening Measurement Log
**Definition**
::
struct nvme_phy_rx_eom_log {
__u8 lid;
__u8 eomip;
__le16 hsize;
__le32 rsize;
__u8 eomdgn;
__u8 lr;
__u8 odp;
__u8 lanes;
__u8 epl;
__u8 lspfc;
__u8 li;
__u8 rsvd15[3];
__le16 lsic;
__le32 dsize;
__le16 nd;
__le16 maxtb;
__le16 maxlr;
__le16 etgood;
__le16 etbetter;
__le16 etbest;
__u8 rsvd36[28];
struct nvme_eom_lane_desc descs[];
};
**Members**
``lid``
Log Identifier
``eomip``
EOM In Progress
``hsize``
Header Size
``rsize``
Result Size
``eomdgn``
EOM Data Generation Number
``lr``
Log Revision
``odp``
Optional Data Present
``lanes``
Number of lanes configured for this port
``epl``
Eyes Per Lane
``lspfc``
Log Specific Parameter Field Copy
``li``
Link Information
``rsvd15``
Reserved
``lsic``
Log Specific Identifier Copy
``dsize``
Descriptor Size
``nd``
Number of Descriptors
``maxtb``
Maximum Top Bottom
``maxlr``
Maximum Left Right
``etgood``
Estimated Time for Good Quality
``etbetter``
Estimated Time for Better Quality
``etbest``
Estimated Time for Best Quality
``rsvd36``
Reserved
``descs``
EOM Lane Descriptors
.. c:enum:: nvme_eom_optional_data_present
EOM Optional Data Present Fields
**Constants**
``NVME_EOM_ODP_PEFP_SHIFT``
Shift amount to get the printable eye field present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
``NVME_EOM_ODP_EDFP_SHIFT``
Shift amount to get the eye data field present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
``NVME_EOM_ODP_RSVD_SHIFT``
Shift amount to get the reserved optional data present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
``NVME_EOM_ODP_PEFP_MASK``
Mask to get the printable eye field present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
``NVME_EOM_ODP_EDFP_MASK``
Mask to get the eye data field present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
``NVME_EOM_ODP_RSVD_MASK``
Mask to get the reserved data present
from the :c:type:`struct nvme_phy_rx_eom_log <nvme_phy_rx_eom_log>`.odp field.
.. c:enum:: nvme_eom_optional_data
EOM Optional Data Present Fields (Deprecated)
**Constants**
``NVME_EOM_PRINTABLE_EYE_PRESENT``
Printable Eye Present
``NVME_EOM_EYE_DATA_PRESENT``
Eye Data Present
.. c:enum:: nvme_phy_rx_eom_progress
EOM In Progress Values
**Constants**
``NVME_PHY_RX_EOM_NOT_STARTED``
EOM Not Started
``NVME_PHY_RX_EOM_IN_PROGRESS``
EOM In Progress
``NVME_PHY_RX_EOM_COMPLETED``
EOM Completed
.. c:struct:: nvme_reachability_group_desc
Reachability Group Descriptor
**Definition**
::
struct nvme_reachability_group_desc {
__le32 rgid;
__le32 nnid;
__le64 chngc;
__u8 rsvd16[16];
__le32 nsid[];
};
**Members**
``rgid``
Reachability Group ID
``nnid``
Number of NSID Values
``chngc``
Change Count
``rsvd16``
Reserved
``nsid``
Namespace Identifier List
.. c:struct:: nvme_reachability_groups_log
Reachability Groups Log
**Definition**
::
struct nvme_reachability_groups_log {
__le64 chngc;
__le16 nrgd;
__u8 rsvd10[6];
struct nvme_reachability_group_desc rgd[];
};
**Members**
``chngc``
Change Count
``nrgd``
Number of Reachability Group Descriptors
``rsvd10``
Reserved
``rgd``
Reachability Group Descriptor List
.. c:struct:: nvme_reachability_association_desc
Reachability Association Descriptor
**Definition**
::
struct nvme_reachability_association_desc {
__le32 rasid;
__le32 nrid;
__le64 chngc;
__u8 rac;
__u8 rsvd17[15];
__le32 rgid[];
};
**Members**
``rasid``
Reachability Association ID
``nrid``
Number of RGID Values
``chngc``
Change Count
``rac``
Reachability Association Characteristics
``rsvd17``
Reserved
``rgid``
Reachability Group Identifier List
.. c:struct:: nvme_reachability_associations_log
Reachability Associations Log
**Definition**
::
struct nvme_reachability_associations_log {
__le64 chngc;
__le16 nrad;
__u8 rsvd10[6];
struct nvme_reachability_association_desc rad[];
};
**Members**
``chngc``
Change Count
``nrad``
Number of Reachability Association Descriptors
``rsvd10``
Reserved
``rad``
Reachability Association Descriptor List
.. c:struct:: nvme_media_unit_stat_desc
Media Unit Status Descriptor
**Definition**
::
struct nvme_media_unit_stat_desc {
__le16 muid;
__le16 domainid;
__le16 endgid;
__le16 nvmsetid;
__le16 cap_adj_fctr;
__u8 avl_spare;
__u8 percent_used;
__u8 mucs;
__u8 cio;
};
**Members**
``muid``
Media Unit Identifier
``domainid``
Domain Identifier
``endgid``
Endurance Group Identifier
``nvmsetid``
NVM Set Identifier
``cap_adj_fctr``
Capacity Adjustment Factor
``avl_spare``
Available Spare
``percent_used``
Percentage Used
``mucs``
Number of Channels attached to media units
``cio``
Channel Identifiers Offset
.. c:struct:: nvme_media_unit_stat_log
Media Unit Status
**Definition**
::
struct nvme_media_unit_stat_log {
__le16 nmu;
__le16 cchans;
__le16 sel_config;
__u8 rsvd6[10];
struct nvme_media_unit_stat_desc mus_desc[];
};
**Members**
``nmu``
Number unit status descriptor
``cchans``
Number of Channels
``sel_config``
Selected Configuration
``rsvd6``
Reserved
``mus_desc``
Media unit statistic descriptors
.. c:struct:: nvme_media_unit_config_desc
Media Unit Configuration Descriptor
**Definition**
::
struct nvme_media_unit_config_desc {
__le16 muid;
__u8 rsvd2[4];
__le16 mudl;
};
**Members**
``muid``
Media Unit Identifier
``rsvd2``
Reserved
``mudl``
Media Unit Descriptor Length
.. c:struct:: nvme_channel_config_desc
Channel Configuration Descriptor
**Definition**
::
struct nvme_channel_config_desc {
__le16 chanid;
__le16 chmus;
struct nvme_media_unit_config_desc mu_config_desc[];
};
**Members**
``chanid``
Channel Identifier
``chmus``
Number Channel Media Units
``mu_config_desc``
Channel Unit config descriptors.
See **struct** nvme_media_unit_config_desc
.. c:struct:: nvme_end_grp_chan_desc
Endurance Group Channel Configuration Descriptor
**Definition**
::
struct nvme_end_grp_chan_desc {
__le16 egchans;
struct nvme_channel_config_desc chan_config_desc[];
};
**Members**
``egchans``
Number of Channels
``chan_config_desc``
Channel config descriptors.
See **struct** nvme_channel_config_desc
.. c:struct:: nvme_end_grp_config_desc
Endurance Group Configuration Descriptor
**Definition**
::
struct nvme_end_grp_config_desc {
__le16 endgid;
__le16 cap_adj_factor;
__u8 rsvd4[12];
__u8 tegcap[16];
__u8 segcap[16];
__u8 end_est[16];
__u8 rsvd64[16];
__le16 egsets;
__le16 nvmsetid[];
};
**Members**
``endgid``
Endurance Group Identifier
``cap_adj_factor``
Capacity Adjustment Factor
``rsvd4``
Reserved
``tegcap``
Total Endurance Group Capacity
``segcap``
Spare Endurance Group Capacity
``end_est``
Endurance Estimate
``rsvd64``
Reserved
``egsets``
Number of NVM Sets
``nvmsetid``
NVM Set Identifier
.. c:struct:: nvme_capacity_config_desc
Capacity Configuration structure definitions
**Definition**
::
struct nvme_capacity_config_desc {
__le16 cap_config_id;
__le16 domainid;
__le16 egcn;
__u8 rsvd6[26];
struct nvme_end_grp_config_desc egcd[];
};
**Members**
``cap_config_id``
Capacity Configuration Identifier
``domainid``
Domain Identifier
``egcn``
Number Endurance Group Configuration
Descriptors
``rsvd6``
Reserved
``egcd``
Endurance Group Config descriptors.
See **struct** nvme_end_grp_config_desc
.. c:struct:: nvme_supported_cap_config_list_log
Supported Capacity Configuration list log page
**Definition**
::
struct nvme_supported_cap_config_list_log {
__u8 sccn;
__u8 rsvd1[15];
struct nvme_capacity_config_desc cap_config_desc[];
};
**Members**
``sccn``
Number of capacity configuration
``rsvd1``
Reserved
``cap_config_desc``
Capacity configuration descriptor.
See **struct** nvme_capacity_config_desc
.. c:struct:: nvme_lockdown_log
Command and Feature Lockdown Log
**Definition**
::
struct nvme_lockdown_log {
__u8 cfila;
__u8 rsvd1[2];
__u8 lngth;
__u8 cfil[508];
};
**Members**
``cfila``
Contents of the Command and Feature Identifier List field in the log page.
``rsvd1``
Reserved
``lngth``
Length of Command and Feature Identifier List field
``cfil``
Command and Feature Identifier List
.. c:struct:: nvme_resv_notification_log
Reservation Notification Log
**Definition**
::
struct nvme_resv_notification_log {
__le64 lpc;
__u8 rnlpt;
__u8 nalp;
__u8 rsvd9[2];
__le32 nsid;
__u8 rsvd16[48];
};
**Members**
``lpc``
Log Page Count
``rnlpt``
See :c:type:`enum nvme_resv_notify_rnlpt <nvme_resv_notify_rnlpt>`.
``nalp``
Number of Available Log Pages
``rsvd9``
Reserved
``nsid``
Namespace ID
``rsvd16``
Reserved
.. c:enum:: nvme_resv_notify_rnlpt
Reservation Notification Log - Reservation Notification Log Page Type
**Constants**
``NVME_RESV_NOTIFY_RNLPT_EMPTY``
Empty Log Page
``NVME_RESV_NOTIFY_RNLPT_REGISTRATION_PREEMPTED``
Registration Preempted
``NVME_RESV_NOTIFY_RNLPT_RESERVATION_RELEASED``
Reservation Released
``NVME_RESV_NOTIFY_RNLPT_RESERVATION_PREEMPTED``
Reservation Preempted
.. c:struct:: nvme_sanitize_log_page
Sanitize Status (Log Identifier 81h)
**Definition**
::
struct nvme_sanitize_log_page {
__le16 sprog;
__le16 sstat;
__le32 scdw10;
__le32 eto;
__le32 etbe;
__le32 etce;
__le32 etond;
__le32 etbend;
__le32 etcend;
__le32 etpvds;
__u8 ssi;
__u8 rsvd37[475];
};
**Members**
``sprog``
Sanitize Progress (SPROG): indicates the fraction complete of the
sanitize operation. The value is a numerator of the fraction
complete that has 65,536 (10000h) as its denominator. This value
shall be set to FFFFh if the **sstat** field is not set to
``NVME_SANITIZE_SSTAT_STATUS_IN_PROGESS``.
``sstat``
Sanitize Status (SSTAT): indicates the status associated with
the most recent sanitize operation. See :c:type:`enum nvme_sanitize_sstat <nvme_sanitize_sstat>`.
``scdw10``
Sanitize Command Dword 10 Information (SCDW10): contains the value
of the Command Dword 10 field of the Sanitize command that started
the sanitize operation.
``eto``
Estimated Time For Overwrite: indicates the number of seconds required
to complete an Overwrite sanitize operation with 16 passes in
the background when the No-Deallocate Modifies Media After Sanitize
field is not set to 10b. A value of 0h indicates that the sanitize
operation is expected to be completed in the background when the
Sanitize command that started that operation is completed. A value
of FFFFFFFFh indicates that no time period is reported.
``etbe``
Estimated Time For Block Erase: indicates the number of seconds
required to complete a Block Erase sanitize operation in the
background when the No-Deallocate Modifies Media After Sanitize
field is not set to 10b. A value of 0h indicates that the sanitize
operation is expected to be completed in the background when the
Sanitize command that started that operation is completed.
A value of FFFFFFFFh indicates that no time period is reported.
``etce``
Estimated Time For Crypto Erase: indicates the number of seconds
required to complete a Crypto Erase sanitize operation in the
background when the No-Deallocate Modifies Media After Sanitize
field is not set to 10b. A value of 0h indicates that the sanitize
operation is expected to be completed in the background when the
Sanitize command that started that operation is completed.
A value of FFFFFFFFh indicates that no time period is reported.
``etond``
Estimated Time For Overwrite With No-Deallocate Media Modification:
indicates the number of seconds required to complete an Overwrite
sanitize operation and the associated additional media modification
after the Overwrite sanitize operation in the background when
the No-Deallocate After Sanitize bit was set to 1 in the Sanitize
command that requested the Overwrite sanitize operation; and
the No-Deallocate Modifies Media After Sanitize field is set to 10b.
A value of 0h indicates that the sanitize operation is expected
to be completed in the background when the Sanitize command that
started that operation is completed. A value of FFFFFFFFh indicates
that no time period is reported.
``etbend``
Estimated Time For Block Erase With No-Deallocate Media Modification:
indicates the number of seconds required to complete a Block Erase
sanitize operation and the associated additional media modification
after the Block Erase sanitize operation in the background when
the No-Deallocate After Sanitize bit was set to 1 in the Sanitize
command that requested the Overwrite sanitize operation; and
the No-Deallocate Modifies Media After Sanitize field is set to 10b.
A value of 0h indicates that the sanitize operation is expected
to be completed in the background when the Sanitize command that
started that operation is completed. A value of FFFFFFFFh indicates
that no time period is reported.
``etcend``
Estimated Time For Crypto Erase With No-Deallocate Media Modification:
indicates the number of seconds required to complete a Crypto Erase
sanitize operation and the associated additional media modification
after the Crypto Erase sanitize operation in the background when
the No-Deallocate After Sanitize bit was set to 1 in the Sanitize
command that requested the Overwrite sanitize operation; and
the No-Deallocate Modifies Media After Sanitize field is set to 10b.
A value of 0h indicates that the sanitize operation is expected
to be completed in the background when the Sanitize command that
started that operation is completed. A value of FFFFFFFFh indicates
that no time period is reported.
``etpvds``
Estimated Time For Post-Verification Deallocation State: indicates the
number of seconds required to deallocate all media allocated for user data
after exiting the Media Verification state (i.e., the time difference between
entering and exiting the Post-Verification Deallocation state), if that state
is entered as part of the sanitize operation. A value of FFFFFFFFh indicates
that no time period is reported.
``ssi``
Sanitize State Information: indicate the state of the Sanitize Operation
State Machine.
``rsvd37``
Reserved
.. c:enum:: nvme_sanitize_sstat
Sanitize Status (SSTAT)
**Constants**
``NVME_SANITIZE_SSTAT_STATUS_SHIFT``
Shift amount to get the status value of
the most recent sanitize operation from
the :c:type:`struct nvme_sanitize_log_page <nvme_sanitize_log_page>`.sstat
field.
``NVME_SANITIZE_SSTAT_STATUS_MASK``
Mask to get the status value of the most
recent sanitize operation.
``NVME_SANITIZE_SSTAT_STATUS_NEVER_SANITIZED``
The NVM subsystem has never been
sanitized.
``NVME_SANITIZE_SSTAT_STATUS_COMPLETE_SUCCESS``
The most recent sanitize operation
completed successfully including any
additional media modification.
``NVME_SANITIZE_SSTAT_STATUS_IN_PROGESS``
A sanitize operation is currently in progress.
``NVME_SANITIZE_SSTAT_STATUS_COMPLETED_FAILED``
The most recent sanitize operation
failed.
``NVME_SANITIZE_SSTAT_STATUS_ND_COMPLETE_SUCCESS``
The most recent sanitize operation
for which No-Deallocate After Sanitize was
requested has completed successfully with
deallocation of all user data.
``NVME_SANITIZE_SSTAT_COMPLETED_PASSES_SHIFT``
Shift amount to get the number
of completed passes if the most recent
sanitize operation was an Overwrite. This
value shall be cleared to 0h if the most
recent sanitize operation was not
an Overwrite.
``NVME_SANITIZE_SSTAT_COMPLETED_PASSES_MASK``
Mask to get the number of completed
passes.
``NVME_SANITIZE_SSTAT_GLOBAL_DATA_ERASED_SHIFT``
Shift amount to get the Global
Data Erased value from the
:c:type:`struct nvme_sanitize_log_page <nvme_sanitize_log_page>`.sstat field.
``NVME_SANITIZE_SSTAT_GLOBAL_DATA_ERASED_MASK``
Mask to get the Global Data Erased
value.
``NVME_SANITIZE_SSTAT_GLOBAL_DATA_ERASED``
Global Data Erased: if set, then no
namespace user data in the NVM subsystem
has been written to and no Persistent
Memory Region in the NVM subsystem has
been enabled since being manufactured and
the NVM subsystem has never been sanitized;
or since the most recent successful sanitize
operation.
``NVME_SANITIZE_SSTAT_MVCNCLD_SHIFT``
Shift amount to get the value of Media Verification
Canceled bit of Sanitize status field.
``NVME_SANITIZE_SSTAT_MVCNCLD_MASK``
Mask to get the value of Media Verification Canceled
bit of Sanitize status field.
.. c:enum:: nvme_sanitize_ssi
Sanitize State Information (SSI)
**Constants**
``NVME_SANITIZE_SSI_SANS_SHIFT``
Shift amount to get the value of Sanitize State
from Sanitize State Information (SSI) field.
``NVME_SANITIZE_SSI_SANS_MASK``
Mask to get the value of Sanitize State from
Sanitize State Information (SSI) field.
``NVME_SANITIZE_SSI_FAILS_SHIFT``
Shift amount to get the value of Failure State
from Sanitize State Information (SSI) field.
``NVME_SANITIZE_SSI_FAILS_MASK``
Mask to get the value of Failure State from
Sanitize State Information (SSI) field.
``NVME_SANITIZE_SSI_IDLE``
No sanitize operation is in process.
``NVME_SANITIZE_SSI_RESTRICT_PROCESSING``
The Sanitize operation is in Restricted Processing
State.
``NVME_SANITIZE_SSI_RESTRICT_FAILURE``
The Sanitize operation is in Restricted Failure
State. This state is entered if sanitize processing
was performed in the Restricted Processing state and
sanitize processing failed or a failure occurred
during deallocation of media allocated for user data
in the Post-Verification Deallocation state.
``NVME_SANITIZE_SSI_UNRESTRICT_PROCESSING``
The Sanitize operation is in Unrestricted Processing
State.
``NVME_SANITIZE_SSI_UNRESTRICT_FAILURE``
The Sanitize operation is in Unrestricted Failure
State. This state is entered if sanitize processing
was performed in the Unrestricted Processing state
and sanitize processing failed or a failure occurred
during deallocation of media allocated for user data
in the Post-Verification.
``NVME_SANITIZE_SSI_MEDIA_VERIFICATION``
The Sanitize operation is in Media Verification
State. In this state, the sanitize processing
completed successfully, and all media allocated for
user data in the sanitization target is readable by
the host for purposes of verifying sanitization.
``NVME_SANITIZE_SSI_POST_VERIF_DEALLOC``
The Sanitize operation is in Post-Verification
Deallocation State. In this state, the controller
shall deallocate all media allocated for user data
in the sanitization target.
.. c:struct:: nvme_zns_changed_zone_log
ZNS Changed Zone List log
**Definition**
::
struct nvme_zns_changed_zone_log {
__le16 nrzid;
__u8 rsvd2[6];
__le64 zid[NVME_ZNS_CHANGED_ZONES_MAX];
};
**Members**
``nrzid``
Number of Zone Identifiers
``rsvd2``
Reserved
``zid``
Zone Identifier
.. c:enum:: nvme_zns_zt
Zone Descriptor Data Structure - Zone Type
**Constants**
``NVME_ZONE_TYPE_SEQWRITE_REQ``
Sequential Write Required
.. c:enum:: nvme_zns_za
Zone Descriptor Data Structure
**Constants**
``NVME_ZNS_ZA_ZFC``
Zone Finished by Controller
``NVME_ZNS_ZA_FZR``
Finish Zone Recommended
``NVME_ZNS_ZA_RZR``
Reset Zone Recommended
``NVME_ZNS_ZA_ZRWAV``
``NVME_ZNS_ZA_ZDEV``
Zone Descriptor Extension Valid
.. c:enum:: nvme_zns_zs
Zone Descriptor Data Structure - Zone State
**Constants**
``NVME_ZNS_ZS_EMPTY``
Empty state
``NVME_ZNS_ZS_IMPL_OPEN``
Implicitly open state
``NVME_ZNS_ZS_EXPL_OPEN``
Explicitly open state
``NVME_ZNS_ZS_CLOSED``
Closed state
``NVME_ZNS_ZS_READ_ONLY``
Read only state
``NVME_ZNS_ZS_FULL``
Full state
``NVME_ZNS_ZS_OFFLINE``
Offline state
.. c:struct:: nvme_zns_desc
Zone Descriptor Data Structure
**Definition**
::
struct nvme_zns_desc {
__u8 zt;
__u8 zs;
__u8 za;
__u8 zai;
__u8 rsvd4[4];
__le64 zcap;
__le64 zslba;
__le64 wp;
__u8 rsvd32[32];
};
**Members**
``zt``
Zone Type
``zs``
Zone State
``za``
Zone Attributes
``zai``
Zone Attributes Information
``rsvd4``
Reserved
``zcap``
Zone Capacity
``zslba``
Zone Start Logical Block Address
``wp``
Write Pointer
``rsvd32``
Reserved
.. c:struct:: nvme_zone_report
Report Zones Data Structure
**Definition**
::
struct nvme_zone_report {
__le64 nr_zones;
__u8 rsvd8[56];
struct nvme_zns_desc entries[];
};
**Members**
``nr_zones``
Number of descriptors in **entries**
``rsvd8``
Reserved
``entries``
Zoned namespace descriptors
.. c:enum:: nvme_fdp_ruh_type
Reclaim Unit Handle Type
**Constants**
``NVME_FDP_RUHT_INITIALLY_ISOLATED``
Initially Isolated
``NVME_FDP_RUHT_PERSISTENTLY_ISOLATED``
Persistently Isolated
.. c:struct:: nvme_fdp_ruh_desc
Reclaim Unit Handle Descriptor
**Definition**
::
struct nvme_fdp_ruh_desc {
__u8 ruht;
__u8 rsvd1[3];
};
**Members**
``ruht``
Reclaim Unit Handle Type
``rsvd1``
Reserved
.. c:enum:: nvme_fdp_config_fdpa
FDP Attributes
**Constants**
``NVME_FDP_CONFIG_FDPA_RGIF_SHIFT``
Reclaim Group Identifier Format Shift
``NVME_FDP_CONFIG_FDPA_RGIF_MASK``
Reclaim Group Identifier Format Mask
``NVME_FDP_CONFIG_FDPA_FDPVWC_SHIFT``
FDP Volatile Write Cache Shift
``NVME_FDP_CONFIG_FDPA_FDPVWC_MASK``
FDP Volatile Write Cache Mask
``NVME_FDP_CONFIG_FDPA_VALID_SHIFT``
FDP Configuration Valid Shift
``NVME_FDP_CONFIG_FDPA_VALID_MASK``
FDP Configuration Valid Mask
.. c:enum:: nvme_lockdown_log_scope
lockdown log page scope attributes
**Constants**
``NVME_LOCKDOWN_ADMIN_CMD``
Scope value for Admin commandS
``NVME_LOCKDOWN_FEATURE_ID``
Scope value for Feature ID
``NVME_LOCKDOWN_MI_CMD_SET``
Scope value for Management Interface commands
``NVME_LOCKDOWN_PCI_CMD_SET``
Scope value for PCI commands
.. c:enum:: nvme_lockdown_log_contents
lockdown log page content attributes
**Constants**
``NVME_LOCKDOWN_SUPPORTED_CMD``
Content value for Supported commands
``NVME_LOCKDOWN_PROHIBITED_CMD``
Content value for prohibited commands
``NVME_LOCKDOWN_PROHIBITED_OUTOFBAND_CMD``
Content value for prohibited side band commands
.. c:enum:: nvme_lockdown_scope_contents
Lockdown Log shift and mask
**Constants**
``NVME_LOCKDOWN_SS_SHIFT``
Lockdown log scope select Shift
``NVME_LOCKDOWN_SS_MASK``
Lockdown log scope select Mask
``NVME_LOCKDOWN_CS_SHIFT``
Lockdown log contents Shift
``NVME_LOCKDOWN_CS_MASK``
Lockdown log contents Mask
.. c:struct:: nvme_fdp_config_desc
FDP Configuration Descriptor
**Definition**
::
struct nvme_fdp_config_desc {
__le16 size;
__u8 fdpa;
__u8 vss;
__le32 nrg;
__le16 nruh;
__le16 maxpids;
__le32 nnss;
__le64 runs;
__le32 erutl;
__u8 rsvd28[36];
struct nvme_fdp_ruh_desc ruhs[];
};
**Members**
``size``
Descriptor size
``fdpa``
FDP Attributes (:c:type:`enum nvme_fdp_config_fdpa <nvme_fdp_config_fdpa>`)
``vss``
Vendor Specific Size
``nrg``
Number of Reclaim Groups
``nruh``
Number of Reclaim Unit Handles
``maxpids``
Max Placement Identifiers
``nnss``
Number of Namespaces Supported
``runs``
Reclaim Unit Nominal Size
``erutl``
Estimated Reclaim Unit Time Limit
``rsvd28``
Reserved
``ruhs``
Reclaim Unit Handle descriptors (:c:type:`struct nvme_fdp_ruh_desc <nvme_fdp_ruh_desc>`)
.. c:struct:: nvme_fdp_config_log
FDP Configurations Log Page
**Definition**
::
struct nvme_fdp_config_log {
__le16 n;
__u8 version;
__u8 rsvd3;
__le32 size;
__u8 rsvd8[8];
struct nvme_fdp_config_desc configs[];
};
**Members**
``n``
Number of FDP Configurations
``version``
Log page version
``rsvd3``
Reserved
``size``
Log page size in bytes
``rsvd8``
Reserved
``configs``
FDP Configuration descriptors (:c:type:`struct nvme_fdp_config_desc <nvme_fdp_config_desc>`)
.. c:enum:: nvme_fdp_ruha
Reclaim Unit Handle Attributes
**Constants**
``NVME_FDP_RUHA_HOST_SHIFT``
Host Specified Reclaim Unit Handle Shift
``NVME_FDP_RUHA_HOST_MASK``
Host Specified Reclaim Unit Handle Mask
``NVME_FDP_RUHA_CTRL_SHIFT``
Controller Specified Reclaim Unit Handle Shift
``NVME_FDP_RUHA_CTRL_MASK``
Controller Specified Reclaim Unit Handle Mask
.. c:struct:: nvme_fdp_ruhu_desc
Reclaim Unit Handle Usage Descriptor
**Definition**
::
struct nvme_fdp_ruhu_desc {
__u8 ruha;
__u8 rsvd1[7];
};
**Members**
``ruha``
Reclaim Unit Handle Attributes (:c:type:`enum nvme_fdp_ruha <nvme_fdp_ruha>`)
``rsvd1``
Reserved
.. c:struct:: nvme_fdp_ruhu_log
Reclaim Unit Handle Usage Log Page
**Definition**
::
struct nvme_fdp_ruhu_log {
__le16 nruh;
__u8 rsvd2[6];
struct nvme_fdp_ruhu_desc ruhus[];
};
**Members**
``nruh``
Number of Reclaim Unit Handles
``rsvd2``
Reserved
``ruhus``
Reclaim Unit Handle Usage descriptors
.. c:struct:: nvme_fdp_stats_log
FDP Statistics Log Page
**Definition**
::
struct nvme_fdp_stats_log {
__u8 hbmw[16];
__u8 mbmw[16];
__u8 mbe[16];
__u8 rsvd48[16];
};
**Members**
``hbmw``
Host Bytes with Metadata Written
``mbmw``
Media Bytes with Metadata Written
``mbe``
Media Bytes Erased
``rsvd48``
Reserved
.. c:enum:: nvme_fdp_event_type
FDP Event Types
**Constants**
``NVME_FDP_EVENT_RUNFW``
Reclaim Unit Not Fully Written
``NVME_FDP_EVENT_RUTLE``
Reclaim Unit Time Limit Exceeded
``NVME_FDP_EVENT_RESET``
Controller Level Reset Modified Reclaim Unit Handles
``NVME_FDP_EVENT_PID``
Invalid Placement Identifier
``NVME_FDP_EVENT_REALLOC``
Media Reallocated
``NVME_FDP_EVENT_MODIFY``
Implicitly Modified Reclaim Unit Handle
.. c:enum:: nvme_fdp_event_realloc_flags
Media Reallocated Event Type Specific Flags
**Constants**
``NVME_FDP_EVENT_REALLOC_F_LBAV``
LBA Valid
.. c:struct:: nvme_fdp_event_realloc
Media Reallocated Event Type Specific Information
**Definition**
::
struct nvme_fdp_event_realloc {
__u8 flags;
__u8 rsvd1;
__le16 nlbam;
__le64 lba;
__u8 rsvd12[4];
};
**Members**
``flags``
Event Type Specific flags (:c:type:`enum nvme_fdp_event_realloc_flags <nvme_fdp_event_realloc_flags>`)
``rsvd1``
Reserved
``nlbam``
Number of LBAs Moved
``lba``
Logical Block Address
``rsvd12``
Reserved
.. c:enum:: nvme_fdp_event_flags
FDP Event Flags
**Constants**
``NVME_FDP_EVENT_F_PIV``
Placement Identifier Valid
``NVME_FDP_EVENT_F_NSIDV``
Namespace Identifier Valid
``NVME_FDP_EVENT_F_LV``
Location Valid
.. c:struct:: nvme_fdp_event
FDP Event
**Definition**
::
struct nvme_fdp_event {
__u8 type;
__u8 flags;
__le16 pid;
struct nvme_timestamp ts;
__le32 nsid;
__u8 type_specific[16];
__le16 rgid;
__u8 ruhid;
__u8 rsvd35[5];
__u8 vs[24];
};
**Members**
``type``
Event Type (:c:type:`enum nvme_fdp_event_type <nvme_fdp_event_type>`)
``flags``
Event Flags (:c:type:`enum nvme_fdp_event_flags <nvme_fdp_event_flags>`)
``pid``
Placement Identifier
``ts``
Timestamp
``nsid``
Namespace Identifier
``type_specific``
Event Type Specific Information
``rgid``
Reclaim Group Identifier
``ruhid``
Reclaim Unit Handle Identifier
``rsvd35``
Reserved
``vs``
Vendor Specific
.. c:struct:: nvme_fdp_events_log
FDP Events Log Page
**Definition**
::
struct nvme_fdp_events_log {
__le32 n;
__u8 rsvd4[60];
struct nvme_fdp_event events[63];
};
**Members**
``n``
Number of FDP Events
``rsvd4``
Reserved
``events``
FDP Events (:c:type:`struct nvme_fdp_event <nvme_fdp_event>`)
.. c:struct:: nvme_feat_fdp_events_cdw11
FDP Events Feature Command Dword 11 Deprecated: doesn't support this struct. Use NVME_FEAT_FDPE_*** definitions instead.
**Definition**
::
struct nvme_feat_fdp_events_cdw11 {
__le16 phndl;
__u8 noet;
__u8 rsvd24;
};
**Members**
``phndl``
Placement Handle
``noet``
Number of FDP Event Types
``rsvd24``
Reserved
.. c:enum:: nvme_fdp_supported_event_attributes
Supported FDP Event Attributes
**Constants**
``NVME_FDP_SUPP_EVENT_ENABLED_SHIFT``
FDP Event Enable Shift
``NVME_FDP_SUPP_EVENT_ENABLED_MASK``
FDP Event Enable Mask
.. c:struct:: nvme_fdp_supported_event_desc
Supported FDP Event Descriptor
**Definition**
::
struct nvme_fdp_supported_event_desc {
__u8 evt;
__u8 evta;
};
**Members**
``evt``
FDP Event Type
``evta``
FDP Event Type Attributes (:c:type:`enum nvme_fdp_supported_event_attributes <nvme_fdp_supported_event_attributes>`)
.. c:struct:: nvme_fdp_ruh_status_desc
Reclaim Unit Handle Status Descriptor
**Definition**
::
struct nvme_fdp_ruh_status_desc {
__le16 pid;
__le16 ruhid;
__le32 earutr;
__le64 ruamw;
__u8 rsvd16[16];
};
**Members**
``pid``
Placement Identifier
``ruhid``
Reclaim Unit Handle Identifier
``earutr``
Estimated Active Reclaim Unit Time Remaining
``ruamw``
Reclaim Unit Available Media Writes
``rsvd16``
Reserved
.. c:struct:: nvme_fdp_ruh_status
Reclaim Unit Handle Status
**Definition**
::
struct nvme_fdp_ruh_status {
__u8 rsvd0[14];
__le16 nruhsd;
struct nvme_fdp_ruh_status_desc ruhss[];
};
**Members**
``rsvd0``
Reserved
``nruhsd``
Number of Reclaim Unit Handle Status Descriptors
``ruhss``
Reclaim Unit Handle Status descriptors
.. c:struct:: nvme_lba_status_desc
LBA Status Descriptor Entry
**Definition**
::
struct nvme_lba_status_desc {
__le64 dslba;
__le32 nlb;
__u8 rsvd12;
__u8 status;
__u8 rsvd14[2];
};
**Members**
``dslba``
Descriptor Starting LBA
``nlb``
Number of Logical Blocks
``rsvd12``
Reserved
``status``
Additional status about this LBA range
``rsvd14``
Reserved
.. c:struct:: nvme_lba_status
LBA Status Descriptor List
**Definition**
::
struct nvme_lba_status {
__le32 nlsd;
__u8 cmpc;
__u8 rsvd5[3];
struct nvme_lba_status_desc descs[];
};
**Members**
``nlsd``
Number of LBA Status Descriptors
``cmpc``
Completion Condition
``rsvd5``
Reserved
``descs``
LBA status descriptor Entry
.. c:enum:: nvme_lba_status_cmpc
Get LBA Status Command Completion Condition
**Constants**
``NVME_LBA_STATUS_CMPC_NO_CMPC``
No indication of the completion condition
``NVME_LBA_STATUS_CMPC_INCOMPLETE``
Command completed, but additional LBA Status
Descriptor Entries are available to transfer
or scan did not complete (if ATYPE = 10h)
``NVME_LBA_STATUS_CMPC_COMPLETE``
Completed the specified action over the number
of LBAs specified in the Range Length field and
transferred all available LBA Status Descriptors
.. c:struct:: nvme_feat_auto_pst
Autonomous Power State Transition
**Definition**
::
struct nvme_feat_auto_pst {
__le64 apst_entry[32];
};
**Members**
``apst_entry``
See :c:type:`enum nvme_apst_entry <nvme_apst_entry>`
.. c:enum:: nvme_apst_entry
Autonomous Power State Transition
**Constants**
``NVME_APST_ENTRY_ITPS_SHIFT``
Idle Transition Power State Shift
``NVME_APST_ENTRY_ITPT_SHIFT``
Idle Time Prior to Transition Shift
``NVME_APST_ENTRY_ITPS_MASK``
Idle Transition Power State Mask
``NVME_APST_ENTRY_ITPT_MASK``
Idle Time Prior to Transition Mask
.. c:struct:: nvme_std_perf_attr
Standard performance attribute structure
**Definition**
::
struct nvme_std_perf_attr {
__u8 rsvd0[4];
__u8 r4karl;
__u8 rsvd5[4091];
};
**Members**
``rsvd0``
Reserved
``r4karl``
Random 4 KiB average read latency
``rsvd5``
Reserved
.. c:struct:: nvme_perf_attr_id
Performance attribute identifier structure
**Definition**
::
struct nvme_perf_attr_id {
__u8 id[NVME_UUID_LEN];
};
**Members**
``id``
Performance attribute identifier
.. c:struct:: nvme_perf_attr_id_list
Performance attribute identifier list structure
**Definition**
::
struct nvme_perf_attr_id_list {
__u8 attrtyp;
__u8 msvspa;
__u8 usvspa;
__u8 rsvd3[13];
struct nvme_perf_attr_id id_list[63];
__u8 rsvd1024[3072];
};
**Members**
``attrtyp``
Bits 7-3: Reserved
Bits 2-0: Attribute type
``msvspa``
Maximum saveable vendor specific performance attributes
``usvspa``
Unused saveable vendor specific performance attributes
``rsvd3``
Reserved
``id_list``
Performance attribute identifier list
``rsvd1024``
Reserved
.. c:struct:: nvme_vs_perf_attr
Vendor specific performance attribute structure
**Definition**
::
struct nvme_vs_perf_attr {
__u8 paid[16];
__u8 rsvd16[14];
__le16 attrl;
__u8 vs[4064];
};
**Members**
``paid``
Performance attribute identifier
``rsvd16``
Reserved
``attrl``
Attribute Length
``vs``
Vendor specific
.. c:struct:: nvme_perf_characteristics
Performance attribute structure
**Definition**
::
struct nvme_perf_characteristics {
union {
struct nvme_std_perf_attr std_perf[0];
struct nvme_perf_attr_id_list id_list[0];
struct nvme_vs_perf_attr vs_perf[0];
__u8 attr_buf[4096];
};
};
**Members**
``{unnamed_union}``
anonymous
``std_perf``
Standard performance attribute
``id_list``
Performance attribute identifier list
``vs_perf``
Vendor specific performance attribute
``attr_buf``
Attribute buffer
.. c:struct:: nvme_metadata_element_desc
Metadata Element Descriptor
**Definition**
::
struct nvme_metadata_element_desc {
__u8 type;
__u8 rev;
__le16 len;
__u8 val[0];
};
**Members**
``type``
Element Type (ET)
``rev``
Element Revision (ER)
``len``
Element Length (ELEN)
``val``
Element Value (EVAL), UTF-8 string
.. c:struct:: nvme_host_metadata
Host Metadata Data Structure
**Definition**
::
struct nvme_host_metadata {
__u8 ndesc;
__u8 rsvd1;
union {
struct nvme_metadata_element_desc descs[0];
__u8 descs_buf[4094];
};
};
**Members**
``ndesc``
Number of metadata element descriptors
``rsvd1``
Reserved
``{unnamed_union}``
anonymous
``descs``
Metadata element descriptors
``descs_buf``
Metadata element descriptor buffer
.. c:enum:: nvme_ctrl_metadata_type
Controller Metadata Element Types
**Constants**
``NVME_CTRL_METADATA_OS_CTRL_NAME``
Name of the controller in
the operating system.
``NVME_CTRL_METADATA_OS_DRIVER_NAME``
Name of the driver in the
operating system.
``NVME_CTRL_METADATA_OS_DRIVER_VER``
Version of the driver in
the operating system.
``NVME_CTRL_METADATA_PRE_BOOT_CTRL_NAME``
Name of the controller in
the pre-boot environment.
``NVME_CTRL_METADATA_PRE_BOOT_DRIVER_NAME``
Name of the driver in the
pre-boot environment.
``NVME_CTRL_METADATA_PRE_BOOT_DRIVER_VER``
Version of the driver in the
pre-boot environment.
``NVME_CTRL_METADATA_SYS_PROC_MODEL``
Model of the processor.
``NVME_CTRL_METADATA_CHIPSET_DRV_NAME``
Chipset driver name.
``NVME_CTRL_METADATA_CHIPSET_DRV_VERSION``
Chipset driver version.
``NVME_CTRL_METADATA_OS_NAME_AND_BUILD``
Operating system name and build.
``NVME_CTRL_METADATA_SYS_PROD_NAME``
System product name.
``NVME_CTRL_METADATA_FIRMWARE_VERSION``
Host firmware (e.g UEFI) version.
``NVME_CTRL_METADATA_OS_DRIVER_FILENAME``
Operating system driver filename.
``NVME_CTRL_METADATA_DISPLAY_DRV_NAME``
Display driver name.
``NVME_CTRL_METADATA_DISPLAY_DRV_VERSION``
Display driver version.
``NVME_CTRL_METADATA_HOST_DET_FAIL_REC``
Failure record.
.. c:enum:: nvme_ns_metadata_type
Namespace Metadata Element Types
**Constants**
``NVME_NS_METADATA_OS_NS_NAME``
Name of the namespace in the
operating system
``NVME_NS_METADATA_PRE_BOOT_NS_NAME``
Name of the namespace in the pre-boot
environment.
``NVME_NS_METADATA_OS_NS_QUAL_1``
First qualifier of the Operating System
Namespace Name.
``NVME_NS_METADATA_OS_NS_QUAL_2``
Second qualifier of the Operating System
Namespace Name.
.. c:struct:: nvme_lba_range_type_entry
LBA Range Type - Data Structure Entry
**Definition**
::
struct nvme_lba_range_type_entry {
__u8 type;
__u8 attributes;
__u8 rsvd2[14];
__le64 slba;
__le64 nlb;
__u8 guid[16];
__u8 rsvd48[16];
};
**Members**
``type``
Specifies the Type of the LBA range
``attributes``
Specifies attributes of the LBA range
``rsvd2``
Reserved
``slba``
Starting LBA
``nlb``
Number of Logical Blocks
``guid``
Unique Identifier
``rsvd48``
Reserved
.. c:enum:: nvme_lbart
LBA Range Type - Data Structure Entry
**Constants**
``NVME_LBART_TYPE_GP``
General Purpose
``NVME_LBART_TYPE_FS``
Filesystem
``NVME_LBART_TYPE_RAID``
RAID
``NVME_LBART_TYPE_CACHE``
Cache
``NVME_LBART_TYPE_SWAP``
Page / swap file
``NVME_LBART_ATTRIB_TEMP``
Temp
``NVME_LBART_ATTRIB_HIDE``
Hidden
.. c:struct:: nvme_lba_range_type
LBA Range Type
**Definition**
::
struct nvme_lba_range_type {
struct nvme_lba_range_type_entry entry[NVME_FEAT_LBA_RANGE_MAX];
};
**Members**
``entry``
LBA range type entry. See **struct** nvme_lba_range_type_entry
.. c:struct:: nvme_plm_config
Predictable Latency Mode - Deterministic Threshold Configuration Data Structure
**Definition**
::
struct nvme_plm_config {
__le16 ee;
__u8 rsvd2[30];
__le64 dtwinrt;
__le64 dtwinwt;
__le64 dtwintt;
__u8 rsvd56[456];
};
**Members**
``ee``
Enable Event
``rsvd2``
Reserved
``dtwinrt``
DTWIN Reads Threshold
``dtwinwt``
DTWIN Writes Threshold
``dtwintt``
DTWIN Time Threshold
``rsvd56``
Reserved
.. c:struct:: nvme_feat_host_behavior
Host Behavior Support - Data Structure
**Definition**
::
struct nvme_feat_host_behavior {
__u8 acre;
__u8 etdas;
__u8 lbafee;
__u8 hdisns;
__le16 cdfe;
__u8 rsvd6[506];
};
**Members**
``acre``
Advanced Command Retry Enable
``etdas``
Extended Telemetry Data Area 4 Supported
``lbafee``
LBA Format Extension Enable
``hdisns``
Host Dispersed Namespace Support
``cdfe``
Copy Descriptor Formats Enable
``rsvd6``
Reserved
.. c:enum:: nvme_host_behavior_support
Enable Advanced Command
**Constants**
``NVME_ENABLE_ACRE``
Enable Advanced Command Retry Enable
.. c:struct:: nvme_dsm_range
Dataset Management - Range Definition
**Definition**
::
struct nvme_dsm_range {
__le32 cattr;
__le32 nlb;
__le64 slba;
};
**Members**
``cattr``
Context Attributes
``nlb``
Length in logical blocks
``slba``
Starting LBA
.. c:struct:: nvme_copy_range
Copy - Source Range Entries Descriptor Format
**Definition**
::
struct nvme_copy_range {
__u8 rsvd0[8];
__le64 slba;
__le16 nlb;
__u8 rsvd18[6];
__le32 eilbrt;
__le16 elbat;
__le16 elbatm;
};
**Members**
``rsvd0``
Reserved
``slba``
Starting LBA
``nlb``
Number of Logical Blocks
``rsvd18``
Reserved
``eilbrt``
Expected Initial Logical Block Reference Tag /
Expected Logical Block Storage Tag
``elbat``
Expected Logical Block Application Tag
``elbatm``
Expected Logical Block Application Tag Mask
.. c:struct:: nvme_copy_range_f1
Copy - Source Range Entries Descriptor Format 1h
**Definition**
::
struct nvme_copy_range_f1 {
__u8 rsvd0[8];
__le64 slba;
__le16 nlb;
__u8 rsvd18[8];
__u8 elbt[10];
__le16 elbat;
__le16 elbatm;
};
**Members**
``rsvd0``
Reserved
``slba``
Starting LBA
``nlb``
Number of Logical Blocks
``rsvd18``
Reserved
``elbt``
Expected Initial Logical Block Reference Tag /
Expected Logical Block Storage Tag
``elbat``
Expected Logical Block Application Tag
``elbatm``
Expected Logical Block Application Tag Mask
.. c:enum:: nvme_copy_range_sopt
NVMe Copy Range Source Options
**Constants**
``NVME_COPY_SOPT_FCO``
NVMe Copy Source Option Fast Copy Only
.. c:struct:: nvme_copy_range_f2
Copy - Source Range Entries Descriptor Format 2h
**Definition**
::
struct nvme_copy_range_f2 {
__le32 snsid;
__u8 rsvd4[4];
__le64 slba;
__le16 nlb;
__u8 rsvd18[4];
__le16 sopt;
__le32 eilbrt;
__le16 elbat;
__le16 elbatm;
};
**Members**
``snsid``
Source Namespace Identifier
``rsvd4``
Reserved
``slba``
Starting LBA
``nlb``
Number of Logical Blocks
``rsvd18``
Reserved
``sopt``
Source Options
``eilbrt``
Expected Initial Logical Block Reference Tag /
Expected Logical Block Storage Tag
``elbat``
Expected Logical Block Application Tag
``elbatm``
Expected Logical Block Application Tag Mask
.. c:struct:: nvme_copy_range_f3
Copy - Source Range Entries Descriptor Format 3h
**Definition**
::
struct nvme_copy_range_f3 {
__le32 snsid;
__u8 rsvd4[4];
__le64 slba;
__le16 nlb;
__u8 rsvd18[4];
__le16 sopt;
__u8 rsvd24[2];
__u8 elbt[10];
__le16 elbat;
__le16 elbatm;
};
**Members**
``snsid``
Source Namespace Identifier
``rsvd4``
Reserved
``slba``
Starting LBA
``nlb``
Number of Logical Blocks
``rsvd18``
Reserved
``sopt``
Source Options
``rsvd24``
Reserved
``elbt``
Expected Initial Logical Block Reference Tag /
Expected Logical Block Storage Tag
``elbat``
Expected Logical Block Application Tag
``elbatm``
Expected Logical Block Application Tag Mask
.. c:struct:: nvme_registered_ctrl
Registered Controller Data Structure
**Definition**
::
struct nvme_registered_ctrl {
__le16 cntlid;
__u8 rcsts;
__u8 rsvd3[5];
__le64 hostid;
__le64 rkey;
};
**Members**
``cntlid``
Controller ID
``rcsts``
Reservation Status
``rsvd3``
Reserved
``hostid``
Host Identifier
``rkey``
Reservation Key
.. c:struct:: nvme_registered_ctrl_ext
Registered Controller Extended Data Structure
**Definition**
::
struct nvme_registered_ctrl_ext {
__le16 cntlid;
__u8 rcsts;
__u8 rsvd3[5];
__le64 rkey;
__u8 hostid[16];
__u8 rsvd32[32];
};
**Members**
``cntlid``
Controller ID
``rcsts``
Reservation Status
``rsvd3``
Reserved
``rkey``
Reservation Key
``hostid``
Host Identifier
``rsvd32``
Reserved
.. c:struct:: nvme_resv_status
Reservation Status Data Structure
**Definition**
::
struct nvme_resv_status {
__le32 gen;
__u8 rtype;
__u8 regctl[2];
__u8 rsvd7[2];
__u8 ptpls;
__u8 rsvd10[14];
union {
struct {
__u8 rsvd24[40];
struct nvme_registered_ctrl_ext regctl_eds[0];
};
struct nvme_registered_ctrl regctl_ds[0];
};
};
**Members**
``gen``
Generation
``rtype``
Reservation Type
``regctl``
Number of Registered Controllers
``rsvd7``
Reserved
``ptpls``
Persist Through Power Loss State
``rsvd10``
Reserved
``{unnamed_union}``
anonymous
``{unnamed_struct}``
anonymous
``rsvd24``
Reserved
``regctl_eds``
Registered Controller Extended Data Structure
``regctl_ds``
Registered Controller Data Structure
.. c:struct:: nvme_streams_directive_params
Streams Directive - Return Parameters Data Structure
**Definition**
::
struct nvme_streams_directive_params {
__le16 msl;
__le16 nssa;
__le16 nsso;
__u8 nssc;
__u8 rsvd[9];
__le32 sws;
__le16 sgs;
__le16 nsa;
__le16 nso;
__u8 rsvd2[6];
};
**Members**
``msl``
Max Streams Limit
``nssa``
NVM Subsystem Streams Available
``nsso``
NVM Subsystem Streams Open
``nssc``
NVM Subsystem Stream Capability
``rsvd``
Reserved
``sws``
Stream Write Size
``sgs``
Stream Granularity Size
``nsa``
Namespace Streams Allocated
``nso``
Namespace Streams Open
``rsvd2``
Reserved
.. c:struct:: nvme_streams_directive_status
Streams Directive - Get Status Data Structure
**Definition**
::
struct nvme_streams_directive_status {
__le16 osc;
__le16 sid[];
};
**Members**
``osc``
Open Stream Count
``sid``
Stream Identifier
.. c:struct:: nvme_id_directives
Identify Directive - Return Parameters Data Structure
**Definition**
::
struct nvme_id_directives {
__u8 supported[32];
__u8 enabled[32];
__u8 rsvd64[4032];
};
**Members**
``supported``
Identify directive is supported
``enabled``
Identify directive is Enabled
``rsvd64``
Reserved
.. c:enum:: nvme_directive_types
Directives Supported or Enabled
**Constants**
``NVME_ID_DIR_ID_BIT``
Identify directive is supported
``NVME_ID_DIR_SD_BIT``
Streams directive is supported
``NVME_ID_DIR_DP_BIT``
Direct Placement directive is supported
.. c:struct:: nvme_host_mem_buf_attrs
Host Memory Buffer - Attributes Data Structure
**Definition**
::
struct nvme_host_mem_buf_attrs {
__le32 hsize;
__le32 hmdlal;
__le32 hmdlau;
__le32 hmdlec;
__u8 rsvd16[4080];
};
**Members**
``hsize``
Host Memory Buffer Size
``hmdlal``
Host Memory Descriptor List Lower Address
``hmdlau``
Host Memory Descriptor List Upper Address
``hmdlec``
Host Memory Descriptor List Entry Count
``rsvd16``
Reserved
.. c:enum:: nvme_ae_type
Asynchronous Event Type
**Constants**
``NVME_AER_ERROR``
Error event
``NVME_AER_SMART``
SMART / Health Status event
``NVME_AER_NOTICE``
Notice event
``NVME_AER_IMMEDIATE``
Immediate
``NVME_AER_ONESHOT``
One-Shot
``NVME_AER_CSS``
NVM Command Set Specific events
``NVME_AER_VS``
Vendor Specific event
.. c:enum:: nvme_ae_info_error
Asynchronous Event Information - Error Status
**Constants**
``NVME_AER_ERROR_INVALID_DB_REG``
Write to Invalid Doorbell Register
``NVME_AER_ERROR_INVALID_DB_VAL``
Invalid Doorbell Write Value
``NVME_AER_ERROR_DIAG_FAILURE``
Diagnostic Failure
``NVME_AER_ERROR_PERSISTENT_INTERNAL_ERROR``
Persistent Internal Error
``NVME_AER_ERROR_TRANSIENT_INTERNAL_ERROR``
Transient Internal Error
``NVME_AER_ERROR_FW_IMAGE_LOAD_ERROR``
Firmware Image Load Error
.. c:enum:: nvme_ae_info_smart
Asynchronous Event Information - SMART / Health Status
**Constants**
``NVME_AER_SMART_SUBSYSTEM_RELIABILITY``
NVM subsystem Reliability
``NVME_AER_SMART_TEMPERATURE_THRESHOLD``
Temperature Threshold
``NVME_AER_SMART_SPARE_THRESHOLD``
Spare Below Threshold
.. c:enum:: nvme_ae_info_css_nvm
Asynchronous Event Information - I/O Command Specific Status
**Constants**
``NVME_AER_CSS_NVM_RESERVATION``
Reservation Log Page Available
``NVME_AER_CSS_NVM_SANITIZE_COMPLETED``
Sanitize Operation Completed
``NVME_AER_CSS_NVM_UNEXPECTED_SANITIZE_DEALLOC``
Sanitize Operation Completed
With Unexpected Deallocation
.. c:enum:: nvme_ae_info_notice
Asynchronous Event Information - Notice
**Constants**
``NVME_AER_NOTICE_NS_CHANGED``
Namespace Attribute Changed
``NVME_AER_NOTICE_FW_ACT_STARTING``
Firmware Activation Starting
``NVME_AER_NOTICE_TELEMETRY``
Telemetry Log Changed
``NVME_AER_NOTICE_ANA``
Asymmetric Namespace Access Change
``NVME_AER_NOTICE_PL_EVENT``
Predictable Latency Event Aggregate Log Change
``NVME_AER_NOTICE_LBA_STATUS_ALERT``
LBA Status Information Alert
``NVME_AER_NOTICE_EG_EVENT``
Endurance Group Event Aggregate Log Page Change
``NVME_AER_NOTICE_DISC_CHANGED``
Discovery Log Page Change
.. c:enum:: nvme_subsys_type
Type of the NVM subsystem.
**Constants**
``NVME_NQN_DISC``
Discovery type target subsystem. Describes a referral to another
Discovery Service composed of Discovery controllers that provide
additional discovery records. Multiple Referral entries may
be reported for each Discovery Service (if that Discovery Service
has multiple NVM subsystem ports or supports multiple protocols).
``NVME_NQN_NVME``
NVME type target subsystem. Describes an NVM subsystem whose
controllers may have attached namespaces (an NVM subsystem
that is not composed of Discovery controllers). Multiple NVM
Subsystem entries may be reported for each NVM subsystem if
that NVM subsystem has multiple NVM subsystem ports.
``NVME_NQN_CURR``
Current Discovery type target subsystem. Describes this Discovery
subsystem (the Discovery Service that contains the controller
processing the Get Log Page command). Multiple Current Discovery
Subsystem entries may be reported for this Discovery subsystem
if the current Discovery subsystem has multiple NVM subsystem
ports.
.. c:enum:: nvmf_disc_eflags
Discovery Log Page entry flags.
**Constants**
``NVMF_DISC_EFLAGS_NONE``
Indicates that none of the DUPRETINFO or EPCSD
features are supported.
``NVMF_DISC_EFLAGS_DUPRETINFO``
Duplicate Returned Information (DUPRETINFO):
Indicates that using the content of this entry
to access this Discovery Service returns the same
information that is returned by using the content
of other entries in this log page that also have
this flag set.
``NVMF_DISC_EFLAGS_EPCSD``
Explicit Persistent Connection Support for Discovery (EPCSD):
Indicates that Explicit Persistent Connections are
supported for the Discovery controller.
``NVMF_DISC_EFLAGS_NCC``
No CDC Connectivity (NCC): If set to
'1', then no DDC that describes this entry
is currently connected to the CDC. If
cleared to '0', then at least one DDC that
describes this entry is currently
connected to the CDC. If the Discovery
controller returning this log page is not
a CDC, then this bit shall be cleared to
'0' and should be ignored by the host.
.. c:union:: nvmf_tsas
Transport Specific Address Subtype
**Definition**
::
union nvmf_tsas {
char common[NVMF_TSAS_SIZE];
struct rdma {
__u8 qptype;
__u8 prtype;
__u8 cms;
__u8 rsvd3[5];
__le16 pkey;
__u8 rsvd10[246];
} rdma;
struct tcp {
__u8 sectype;
} tcp;
};
**Members**
``common``
Common transport specific attributes
``rdma``
RDMA transport specific attribute settings
``tcp``
TCP transport specific attribute settings
.. c:struct:: nvmf_disc_log_entry
Discovery Log Page entry
**Definition**
::
struct nvmf_disc_log_entry {
__u8 trtype;
__u8 adrfam;
__u8 subtype;
__u8 treq;
__le16 portid;
__le16 cntlid;
__le16 asqsz;
__le16 eflags;
__u8 rsvd12[20];
char trsvcid[NVMF_TRSVCID_SIZE];
__u8 rsvd64[192];
char subnqn[NVME_NQN_LENGTH];
char traddr[NVMF_TRADDR_SIZE];
union nvmf_tsas tsas;
};
**Members**
``trtype``
Transport Type (TRTYPE): Specifies the NVMe Transport type.
See :c:type:`enum nvmf_trtype <nvmf_trtype>`.
``adrfam``
Address Family (ADRFAM): Specifies the address family.
See :c:type:`enum nvmf_addr_family <nvmf_addr_family>`.
``subtype``
Subsystem Type (SUBTYPE): Specifies the type of the NVM subsystem
that is indicated in this entry. See :c:type:`enum nvme_subsys_type <nvme_subsys_type>`.
``treq``
Transport Requirements (TREQ): Indicates requirements for the NVMe
Transport. See :c:type:`enum nvmf_treq <nvmf_treq>`.
``portid``
Port ID (PORTID): Specifies a particular NVM subsystem port.
Different NVMe Transports or address families may utilize the same
Port ID value (e.g. a Port ID may support both iWARP and RoCE).
``cntlid``
Controller ID (CNTLID): Specifies the controller ID. If the NVM
subsystem uses a dynamic controller model, then this field shall
be set to FFFFh. If the NVM subsystem uses a static controller model,
then this field may be set to a specific controller ID (values 0h
to FFEFh are valid). If the NVM subsystem uses a static controller
model and the value indicated is FFFEh, then the host should remember
the Controller ID returned as part of the Fabrics Connect command
in order to re-establish an association in the future with the same
controller.
``asqsz``
Admin Max SQ Size (ASQSZ): Specifies the maximum size of an Admin
Submission Queue. This applies to all controllers in the NVM
subsystem. The value shall be a minimum of 32 entries.
``eflags``
Entry Flags (EFLAGS): Indicates additional information related to
the current entry. See :c:type:`enum nvmf_disc_eflags <nvmf_disc_eflags>`.
``rsvd12``
Reserved
``trsvcid``
Transport Service Identifier (TRSVCID): Specifies the NVMe Transport
service identifier as an ASCII string. The NVMe Transport service
identifier is specified by the associated NVMe Transport binding
specification.
``rsvd64``
Reserved
``subnqn``
NVM Subsystem Qualified Name (SUBNQN): NVMe Qualified Name (NQN)
that uniquely identifies the NVM subsystem. For a subsystem, if that
Discovery subsystem has a unique NQN (i.e., the NVM Subsystem NVMe
Qualified Name (SUBNQN) field in that Discovery subsystem's Identify
Controller data structure contains a unique NQN value), then the
value returned shall be that unique NQN. If the Discovery subsystem
does not have a unique NQN, then the value returned shall be the
well-known Discovery Service NQN (nqn.2014-08.org.nvmexpress.discovery).
``traddr``
Transport Address (TRADDR): Specifies the address of the NVM subsystem
that may be used for a Connect command as an ASCII string. The
Address Family field describes the reference for parsing this field.
``tsas``
Transport specific attribute settings
.. c:enum:: nvmf_trtype
Transport Type codes for Discovery Log Page entry TRTYPE field
**Constants**
``NVMF_TRTYPE_UNSPECIFIED``
Not indicated
``NVMF_TRTYPE_RDMA``
RDMA
``NVMF_TRTYPE_FC``
Fibre Channel
``NVMF_TRTYPE_TCP``
TCP
``NVMF_TRTYPE_LOOP``
Intra-host Transport (i.e., loopback), reserved
for host usage.
``NVMF_TRTYPE_MAX``
Maximum value for :c:type:`enum nvmf_trtype <nvmf_trtype>`
.. c:enum:: nvmf_addr_family
Address Family codes for Discovery Log Page entry ADRFAM field
**Constants**
``NVMF_ADDR_FAMILY_PCI``
PCIe
``NVMF_ADDR_FAMILY_IP4``
AF_INET: IPv4 address family.
``NVMF_ADDR_FAMILY_IP6``
AF_INET6: IPv6 address family.
``NVMF_ADDR_FAMILY_IB``
AF_IB: InfiniBand address family.
``NVMF_ADDR_FAMILY_FC``
Fibre Channel address family.
``NVMF_ADDR_FAMILY_LOOP``
Intra-host Transport (i.e., loopback), reserved
for host usage.
.. c:enum:: nvmf_treq
Transport Requirements codes for Discovery Log Page entry TREQ field
**Constants**
``NVMF_TREQ_NOT_SPECIFIED``
Not specified
``NVMF_TREQ_REQUIRED``
Required
``NVMF_TREQ_NOT_REQUIRED``
Not Required
``NVMF_TREQ_DISABLE_SQFLOW``
SQ flow control disable supported
.. c:enum:: nvmf_rdma_qptype
RDMA QP Service Type codes for Discovery Log Page entry TSAS RDMA_QPTYPE field
**Constants**
``NVMF_RDMA_QPTYPE_CONNECTED``
Reliable Connected
``NVMF_RDMA_QPTYPE_DATAGRAM``
Reliable Datagram
.. c:enum:: nvmf_rdma_prtype
RDMA Provider Type codes for Discovery Log Page entry TSAS RDMA_PRTYPE field
**Constants**
``NVMF_RDMA_PRTYPE_NOT_SPECIFIED``
No Provider Specified
``NVMF_RDMA_PRTYPE_IB``
InfiniBand
``NVMF_RDMA_PRTYPE_ROCE``
InfiniBand RoCE
``NVMF_RDMA_PRTYPE_ROCEV2``
InfiniBand RoCEV2
``NVMF_RDMA_PRTYPE_IWARP``
iWARP
.. c:enum:: nvmf_rdma_cms
RDMA Connection Management Service Type codes for Discovery Log Page entry TSAS RDMA_CMS field
**Constants**
``NVMF_RDMA_CMS_RDMA_CM``
Sockets based endpoint addressing
.. c:enum:: nvmf_tcp_sectype
Transport Specific Address Subtype Definition for NVMe/TCP Transport
**Constants**
``NVMF_TCP_SECTYPE_NONE``
No Security
``NVMF_TCP_SECTYPE_TLS``
Transport Layer Security version 1.2
``NVMF_TCP_SECTYPE_TLS13``
Transport Layer Security version 1.3 or a subsequent
version. The TLS protocol negotiates the version and
cipher suite for each TCP connection.
.. c:enum:: nvmf_log_discovery_lid_support
Discovery log specific support
**Constants**
``NVMF_LOG_DISC_LID_NONE``
None
``NVMF_LOG_DISC_LID_EXTDLPES``
Extended Discovery Log Page Entries Supported
``NVMF_LOG_DISC_LID_PLEOS``
Port Local Entries Only Supported
``NVMF_LOG_DISC_LID_ALLSUBES``
All NVM Subsystem Entries Supported
.. c:enum:: nvmf_log_discovery_lsp
Discovery log specific field
**Constants**
``NVMF_LOG_DISC_LSP_NONE``
None
``NVMF_LOG_DISC_LSP_EXTDLPE``
Extended Discovery Log Page Entries
``NVMF_LOG_DISC_LSP_PLEO``
Port Local Entries Only
``NVMF_LOG_DISC_LSP_ALLSUBE``
All NVM Subsystem Entries
.. c:struct:: nvmf_discovery_log
Discovery Log Page (Log Identifier 70h)
**Definition**
::
struct nvmf_discovery_log {
__le64 genctr;
__le64 numrec;
__le16 recfmt;
__u8 rsvd14[1006];
struct nvmf_disc_log_entry entries[];
};
**Members**
``genctr``
Generation Counter (GENCTR): Indicates the version of the discovery
information, starting at a value of 0h. For each change in the
Discovery Log Page, this counter is incremented by one. If the value
of this field is FFFFFFFF_FFFFFFFFh, then the field shall be cleared
to 0h when incremented (i.e., rolls over to 0h).
``numrec``
Number of Records (NUMREC): Indicates the number of records
contained in the log.
``recfmt``
Record Format (RECFMT): Specifies the format of the Discovery Log
Page. If a new format is defined, this value is incremented by one.
The format of the record specified in this definition shall be 0h.
``rsvd14``
Reserved
``entries``
Discovery Log Page Entries - see :c:type:`struct nvmf_disc_log_entry <nvmf_disc_log_entry>`.
.. c:enum:: nvmf_dim_tas
Discovery Information Management Task
**Constants**
``NVMF_DIM_TAS_REGISTER``
Register
``NVMF_DIM_TAS_DEREGISTER``
Deregister
``NVMF_DIM_TAS_UPDATE``
Update
.. c:enum:: nvmf_dim_entfmt
Discovery Information Management Entry Format
**Constants**
``NVMF_DIM_ENTFMT_BASIC``
Basic discovery information entry
``NVMF_DIM_ENTFMT_EXTENDED``
Extended discovery information entry
.. c:enum:: nvmf_dim_etype
Discovery Information Management Entity Type
**Constants**
``NVMF_DIM_ETYPE_HOST``
Host
``NVMF_DIM_ETYPE_DDC``
Direct Discovery controller
``NVMF_DIM_ETYPE_CDC``
Centralized Discovery controller
.. c:enum:: nvmf_exattype
Extended Attribute Type
**Constants**
``NVMF_EXATTYPE_HOSTID``
Host Identifier
``NVMF_EXATTYPE_SYMNAME``
Symblic Name
.. c:struct:: nvmf_ext_attr
Extended Attribute (EXAT)
**Definition**
::
struct nvmf_ext_attr {
__le16 exattype;
__le16 exatlen;
__u8 exatval[];
};
**Members**
``exattype``
Extended Attribute Type (EXATTYPE) - see **enum** nvmf_exattype
``exatlen``
Extended Attribute Length (EXATLEN)
``exatval``
Extended Attribute Value (EXATVAL) - size allocated for array
must be a multiple of 4 bytes
.. c:struct:: nvmf_ext_die
Extended Discovery Information Entry (DIE)
**Definition**
::
struct nvmf_ext_die {
__u8 trtype;
__u8 adrfam;
__u8 subtype;
__u8 treq;
__le16 portid;
__le16 cntlid;
__le16 asqsz;
__u8 rsvd10[22];
char trsvcid[NVMF_TRSVCID_SIZE];
__u8 resv64[192];
char nqn[NVME_NQN_LENGTH];
char traddr[NVMF_TRADDR_SIZE];
union nvmf_tsas tsas;
__le32 tel;
__le16 numexat;
__u8 resv1030[2];
struct nvmf_ext_attr exat[];
};
**Members**
``trtype``
Transport Type (:c:type:`enum nvmf_trtype <nvmf_trtype>`)
``adrfam``
Address Family (:c:type:`enum nvmf_addr_family <nvmf_addr_family>`)
``subtype``
Subsystem Type (:c:type:`enum nvme_subsys_type <nvme_subsys_type>`)
``treq``
Transport Requirements (:c:type:`enum nvmf_treq <nvmf_treq>`)
``portid``
Port ID
``cntlid``
Controller ID
``asqsz``
Admin Max SQ Size
``rsvd10``
Reserved
``trsvcid``
Transport Service Identifier
``resv64``
Reserved
``nqn``
NVM Qualified Name
``traddr``
Transport Address
``tsas``
Transport Specific Address Subtype (:c:type:`union nvmf_tsas <nvmf_tsas>`)
``tel``
Total Entry Length
``numexat``
Number of Extended Attributes
``resv1030``
Reserved
``exat``
Extended Attributes 0 (:c:type:`struct nvmf_ext_attr <nvmf_ext_attr>`)
.. c:union:: nvmf_die
Discovery Information Entry (DIE)
**Definition**
::
union nvmf_die {
struct nvmf_disc_log_entry basic[0];
struct nvmf_ext_die extended;
};
**Members**
``basic``
Basic format (:c:type:`struct nvmf_disc_log_entry <nvmf_disc_log_entry>`)
``extended``
Extended format (:c:type:`struct nvmf_ext_die <nvmf_ext_die>`)
**Description**
Depending on the ENTFMT specified in the DIM, DIEs can be entered
with the Basic or Extended formats. For Basic format, each entry
has a fixed length. Therefore, the "basic" field defined below can
be accessed as a C array. For the Extended format, however, each
entry is of variable length (TEL). Therefore, the "extended" field
defined below cannot be accessed as a C array. Instead, the
"extended" field is akin to a linked-list, where one can "walk"
through the list. To move to the next entry, one simply adds the
current entry's length (TEL) to the "walk" pointer. The number of
entries in the list is specified by NUMENT. Although extended
entries are of a variable lengths (TEL), TEL is always a multiple of
4 bytes.
.. c:struct:: nvmf_dim_data
Discovery Information Management (DIM) - Data
**Definition**
::
struct nvmf_dim_data {
__le32 tdl;
__u8 rsvd4[4];
__le64 nument;
__le16 entfmt;
__le16 etype;
__u8 portlcl;
__u8 rsvd21;
__le16 ektype;
char eid[NVME_NQN_LENGTH];
char ename[NVMF_ENAME_LEN];
char ever[NVMF_EVER_LEN];
__u8 rsvd600[424];
union nvmf_die die[];
};
**Members**
``tdl``
Total Data Length
``rsvd4``
Reserved
``nument``
Number of entries
``entfmt``
Entry Format (:c:type:`enum nvmf_dim_entfmt <nvmf_dim_entfmt>`)
``etype``
Entity Type (:c:type:`enum nvmf_dim_etype <nvmf_dim_etype>`)
``portlcl``
Port Local
``rsvd21``
Reserved
``ektype``
Entry Key Type
``eid``
Entity Identifier (e.g. Host NQN)
``ename``
Entity Name (e.g. hostname)
``ever``
Entity Version (e.g. OS Name/Version)
``rsvd600``
Reserved
``die``
Discovery Information Entry (see **nument** above)
.. c:struct:: nvmf_connect_data
Data payload for the 'connect' command
**Definition**
::
struct nvmf_connect_data {
__u8 hostid[16];
__le16 cntlid;
char rsvd4[238];
char subsysnqn[NVME_NQN_LENGTH];
char hostnqn[NVME_NQN_LENGTH];
char rsvd5[256];
};
**Members**
``hostid``
Host ID of the connecting host
``cntlid``
Requested controller ID
``rsvd4``
Reserved
``subsysnqn``
Subsystem NQN to connect to
``hostnqn``
Host NQN of the connecting host
``rsvd5``
Reserved
.. c:struct:: nvme_host_ext_discover_log
Host Extended Discovery Log
**Definition**
::
struct nvme_host_ext_discover_log {
__u8 trtype;
__u8 adrfam;
__u8 rsvd2[8];
__le16 eflags;
__u8 rsvd12[244];
char hostnqn[NVME_NQN_LENGTH];
char traddr[NVMF_TRADDR_SIZE];
union nvmf_tsas tsas;
__le32 tel;
__le16 numexat;
__u8 rsvd1030[2];
struct nvmf_ext_attr exat[];
};
**Members**
``trtype``
Transport Type
``adrfam``
Address Family
``rsvd2``
Reserved
``eflags``
Entry Flags
``rsvd12``
Reserved
``hostnqn``
Host NVMe Qualified Name
``traddr``
Transport Address
``tsas``
Transport Specific Address Subtype
``tel``
Total Entry Length
``numexat``
Number of Extended Attributes
``rsvd1030``
Reserved
``exat``
Extended Attributes List
.. c:struct:: nvme_host_discover_log
Host Discovery Log
**Definition**
::
struct nvme_host_discover_log {
__le64 genctr;
__le64 numrec;
__le16 recfmt;
__u8 hdlpf;
__u8 rsvd19;
__le32 thdlpl;
__u8 rsvd24[1000];
struct nvme_host_ext_discover_log hedlpe[];
};
**Members**
``genctr``
Generation Counter
``numrec``
Number of Records
``recfmt``
Record Format
``hdlpf``
Host Discovery Log Page Flags
``rsvd19``
Reserved
``thdlpl``
Total Host Discovery Log Page Length
``rsvd24``
Reserved
``hedlpe``
Host Extended Discovery Log Page Entry List
.. c:struct:: nvme_ave_tr_record
AVE Transport Record
**Definition**
::
struct nvme_ave_tr_record {
__u8 aveadrfam;
__u8 rsvd1;
__le16 avetrsvcid;
__u8 avetraddr[16];
};
**Members**
``aveadrfam``
AVE Address Family
``rsvd1``
Reserved
``avetrsvcid``
AVE Transport Service Identifier
``avetraddr``
AVE Transport Address
.. c:struct:: nvme_ave_discover_log_entry
AVE Discovery Log Entry
**Definition**
::
struct nvme_ave_discover_log_entry {
__le32 tel;
char avenqn[224];
__u8 numatr;
__u8 rsvd229[3];
struct nvme_ave_tr_record atr[];
};
**Members**
``tel``
Total Entry Length
``avenqn``
AVE NQN
``numatr``
Number of AVE Transport Records
``rsvd229``
Reserved
``atr``
AVE Transport Record List
.. c:struct:: nvme_ave_discover_log
AVE Discovery Log
**Definition**
::
struct nvme_ave_discover_log {
__le64 genctr;
__le64 numrec;
__le16 recfmt;
__u8 rsvd18[2];
__le32 tadlpl;
__u8 rsvd24[1000];
struct nvme_ave_discover_log_entry adlpe[];
};
**Members**
``genctr``
Generation Counter
``numrec``
Number of Records
``recfmt``
Record Format
``rsvd18``
Reserved
``tadlpl``
Total AVE Discovery Log Page Length
``rsvd24``
Reserved
``adlpe``
AVE Discovery Log Page Entry List
.. c:struct:: nvme_pull_model_ddc_req_log
Pull Model DDC Request Log
**Definition**
::
struct nvme_pull_model_ddc_req_log {
__u8 ori;
__u8 rsvd1[3];
__le32 tpdrpl;
__u8 osp[];
};
**Members**
``ori``
Operation Request Identifier
``rsvd1``
Reserved
``tpdrpl``
Total Pull Model DDC Request Log Page Length
``osp``
Operation Specific Parameters
.. c:struct:: nvme_mi_read_nvm_ss_info
NVM Subsystem Information Data Structure
**Definition**
::
struct nvme_mi_read_nvm_ss_info {
__u8 nump;
__u8 mjr;
__u8 mnr;
__u8 rsvd3[29];
};
**Members**
``nump``
Number of Ports
``mjr``
NVMe-MI Major Version Number
``mnr``
NVMe-MI Minor Version Number
``rsvd3``
Reserved
.. c:struct:: nvme_mi_port_pcie
PCIe Port Specific Data
**Definition**
::
struct nvme_mi_port_pcie {
__u8 mps;
__u8 sls;
__u8 cls;
__u8 mlw;
__u8 nlw;
__u8 pn;
__u8 rsvd14[18];
};
**Members**
``mps``
PCIe Maximum Payload Size
``sls``
PCIe Supported Link Speeds Vector
``cls``
PCIe Current Link Speed
``mlw``
PCIe Maximum Link Width
``nlw``
PCIe Negotiated Link Width
``pn``
PCIe Port Number
``rsvd14``
Reserved
.. c:struct:: nvme_mi_port_smb
SMBus Port Specific Data
**Definition**
::
struct nvme_mi_port_smb {
__u8 vpd_addr;
__u8 mvpd_freq;
__u8 mme_addr;
__u8 mme_freq;
__u8 nvmebm;
__u8 rsvd13[19];
};
**Members**
``vpd_addr``
Current VPD SMBus/I2C Address
``mvpd_freq``
Maximum VPD Access SMBus/I2C Frequency
``mme_addr``
Current Management Endpoint SMBus/I2C Address
``mme_freq``
Maximum Management Endpoint SMBus/I2C Frequency
``nvmebm``
NVMe Basic Management
``rsvd13``
Reserved
.. c:struct:: nvme_mi_read_port_info
Port Information Data Structure
**Definition**
::
struct nvme_mi_read_port_info {
__u8 portt;
__u8 rsvd1;
__le16 mmctptus;
__le32 meb;
union {
struct nvme_mi_port_pcie pcie;
struct nvme_mi_port_smb smb;
};
};
**Members**
``portt``
Port Type
``rsvd1``
Reserved
``mmctptus``
Maximum MCTP Transmission Unit Size
``meb``
Management Endpoint Buffer Size
``{unnamed_union}``
anonymous
``pcie``
PCIe Port Specific Data
``smb``
SMBus Port Specific Data
.. c:struct:: nvme_mi_read_ctrl_info
Controller Information Data Structure
**Definition**
::
struct nvme_mi_read_ctrl_info {
__u8 portid;
__u8 rsvd1[4];
__u8 prii;
__le16 pri;
__le16 vid;
__le16 did;
__le16 ssvid;
__le16 ssid;
__u8 rsvd16[16];
};
**Members**
``portid``
Port Identifier
``rsvd1``
Reserved
``prii``
PCIe Routing ID Information
``pri``
PCIe Routing ID
``vid``
PCI Vendor ID
``did``
PCI Device ID
``ssvid``
PCI Subsystem Vendor ID
``ssid``
PCI Subsystem Device ID
``rsvd16``
Reserved
.. c:struct:: nvme_mi_osc
Optionally Supported Command Data Structure
**Definition**
::
struct nvme_mi_osc {
__u8 type;
__u8 opc;
};
**Members**
``type``
Command Type
``opc``
Opcode
.. c:struct:: nvme_mi_read_sc_list
Management Endpoint Buffer Supported Command List Data Structure
**Definition**
::
struct nvme_mi_read_sc_list {
__le16 numcmd;
struct nvme_mi_osc cmds[];
};
**Members**
``numcmd``
Number of Commands
``cmds``
MEB supported Command Data Structure.
See **struct** nvme_mi_osc
.. c:struct:: nvme_mi_nvm_ss_health_status
Subsystem Management Data Structure
**Definition**
::
struct nvme_mi_nvm_ss_health_status {
__u8 nss;
__u8 sw;
__u8 ctemp;
__u8 pdlu;
__le16 ccs;
__u8 rsvd8[2];
};
**Members**
``nss``
NVM Subsystem Status
``sw``
Smart Warnings
``ctemp``
Composite Temperature
``pdlu``
Percentage Drive Life Used
``ccs``
Composite Controller Status
``rsvd8``
Reserved
.. c:enum:: nvme_mi_ccs
Get State Control Primitive Success Response Fields - Control Primitive Specific Response
**Constants**
``NVME_MI_CCS_RDY``
Ready
``NVME_MI_CCS_CFS``
Controller Fatal Status
``NVME_MI_CCS_SHST``
Shutdown Status
``NVME_MI_CCS_NSSRO``
NVM Subsystem Reset Occurred
``NVME_MI_CCS_CECO``
Controller Enable Change Occurred
``NVME_MI_CCS_NAC``
Namespace Attribute Changed
``NVME_MI_CCS_FA``
Firmware Activated
``NVME_MI_CCS_CSTS``
Controller Status Change
``NVME_MI_CCS_CTEMP``
Composite Temperature Change
``NVME_MI_CCS_PDLU``
Percentage Used
``NVME_MI_CCS_SPARE``
Available Spare
``NVME_MI_CCS_CCWARN``
Critical Warning
.. c:struct:: nvme_mi_ctrl_health_status
Controller Health Data Structure (CHDS)
**Definition**
::
struct nvme_mi_ctrl_health_status {
__le16 ctlid;
__le16 csts;
__le16 ctemp;
__u8 pdlu;
__u8 spare;
__u8 cwarn;
__u8 rsvd9[7];
};
**Members**
``ctlid``
Controller Identifier
``csts``
Controller Status
``ctemp``
Composite Temperature
``pdlu``
Percentage Used
``spare``
Available Spare
``cwarn``
Critical Warning
``rsvd9``
Reserved
.. c:enum:: nvme_mi_csts
Controller Health Data Structure (CHDS) - Controller Status (CSTS)
**Constants**
``NVME_MI_CSTS_RDY``
Ready
``NVME_MI_CSTS_CFS``
Controller Fatal Status
``NVME_MI_CSTS_SHST``
Shutdown Status
``NVME_MI_CSTS_NSSRO``
NVM Subsystem Reset Occurred
``NVME_MI_CSTS_CECO``
Controller Enable Change Occurred
``NVME_MI_CSTS_NAC``
Namespace Attribute Changed
``NVME_MI_CSTS_FA``
Firmware Activated
.. c:enum:: nvme_mi_cwarn
Controller Health Data Structure (CHDS) - Critical Warning (CWARN)
**Constants**
``NVME_MI_CWARN_ST``
Spare Threshold
``NVME_MI_CWARN_TAUT``
Temperature Above or Under Threshold
``NVME_MI_CWARN_RD``
Reliability Degraded
``NVME_MI_CWARN_RO``
Read Only
``NVME_MI_CWARN_VMBF``
Volatile Memory Backup Failed
.. c:struct:: nvme_mi_vpd_mra
NVMe MultiRecord Area
**Definition**
::
struct nvme_mi_vpd_mra {
__u8 nmravn;
__u8 ff;
__u8 rsvd7[6];
__u8 i18vpwr;
__u8 m18vpwr;
__u8 i33vpwr;
__u8 m33vpwr;
__u8 rsvd17;
__u8 m33vapsr;
__u8 i5vapsr;
__u8 m5vapsr;
__u8 i12vapsr;
__u8 m12vapsr;
__u8 mtl;
__u8 tnvmcap[16];
__u8 rsvd37[27];
};
**Members**
``nmravn``
NVMe MultiRecord Area Version Number
``ff``
Form Factor
``rsvd7``
Reserved
``i18vpwr``
Initial 1.8 V Power Supply Requirements
``m18vpwr``
Maximum 1.8 V Power Supply Requirements
``i33vpwr``
Initial 3.3 V Power Supply Requirements
``m33vpwr``
Maximum 3.3 V Power Supply Requirements
``rsvd17``
Reserved
``m33vapsr``
Maximum 3.3 Vi aux Power Supply Requirements
``i5vapsr``
Initial 5 V Power Supply Requirements
``m5vapsr``
Maximum 5 V Power Supply Requirements
``i12vapsr``
Initial 12 V Power Supply Requirements
``m12vapsr``
Maximum 12 V Power Supply Requirements
``mtl``
Maximum Thermal Load
``tnvmcap``
Total NVM Capacity
``rsvd37``
Reserved
.. c:struct:: nvme_mi_vpd_ppmra
NVMe PCIe Port MultiRecord Area
**Definition**
::
struct nvme_mi_vpd_ppmra {
__u8 nppmravn;
__u8 pn;
__u8 ppi;
__u8 ls;
__u8 mlw;
__u8 mctp;
__u8 refccap;
__u8 pi;
__u8 rsvd13[3];
};
**Members**
``nppmravn``
NVMe PCIe Port MultiRecord Area Version Number
``pn``
PCIe Port Number
``ppi``
Port Information
``ls``
PCIe Link Speed
``mlw``
PCIe Maximum Link Width
``mctp``
MCTP Support
``refccap``
Ref Clk Capability
``pi``
Port Identifier
``rsvd13``
Reserved
.. c:struct:: nvme_mi_vpd_telem
Vital Product Data Element Descriptor
**Definition**
::
struct nvme_mi_vpd_telem {
__u8 type;
__u8 rev;
__u8 len;
__u8 data[0];
};
**Members**
``type``
Type of the Element Descriptor
``rev``
Revision of the Element Descriptor
``len``
Number of bytes in the Element Descriptor
``data``
Type-specific information associated with
the Element Descriptor
.. c:enum:: nvme_mi_elem
Element Descriptor Types
**Constants**
``NVME_MI_ELEM_EED``
Extended Element Descriptor
``NVME_MI_ELEM_USCE``
Upstream Connector Element Descriptor
``NVME_MI_ELEM_ECED``
Expansion Connector Element Descriptor
``NVME_MI_ELEM_LED``
Label Element Descriptor
``NVME_MI_ELEM_SMBMED``
SMBus/I2C Mux Element Descriptor
``NVME_MI_ELEM_PCIESED``
PCIe Switch Element Descriptor
``NVME_MI_ELEM_NVMED``
NVM Subsystem Element Descriptor
.. c:struct:: nvme_mi_vpd_tra
Vital Product Data Topology MultiRecord
**Definition**
::
struct nvme_mi_vpd_tra {
__u8 vn;
__u8 rsvd6;
__u8 ec;
struct nvme_mi_vpd_telem elems[0];
};
**Members**
``vn``
Version Number
``rsvd6``
Reserved
``ec``
Element Count
``elems``
Element Descriptor
.. c:struct:: nvme_mi_vpd_mr_common
NVMe MultiRecord Area
**Definition**
::
struct nvme_mi_vpd_mr_common {
__u8 type;
__u8 rf;
__u8 rlen;
__u8 rchksum;
__u8 hchksum;
union {
struct nvme_mi_vpd_mra nmra;
struct nvme_mi_vpd_ppmra ppmra;
struct nvme_mi_vpd_tra tmra;
};
};
**Members**
``type``
NVMe Record Type ID
``rf``
Record Format
``rlen``
Record Length
``rchksum``
Record Checksum
``hchksum``
Header Checksum
``{unnamed_union}``
anonymous
``nmra``
NVMe MultiRecord Area
``ppmra``
NVMe PCIe Port MultiRecord Area
``tmra``
Topology MultiRecord Area
.. c:struct:: nvme_mi_vpd_hdr
Vital Product Data Common Header
**Definition**
::
struct nvme_mi_vpd_hdr {
__u8 ipmiver;
__u8 iuaoff;
__u8 ciaoff;
__u8 biaoff;
__u8 piaoff;
__u8 mrioff;
__u8 rsvd6;
__u8 chchk;
__u8 vpd[];
};
**Members**
``ipmiver``
IPMI Format Version Number
``iuaoff``
Internal Use Area Starting Offset
``ciaoff``
Chassis Info Area Starting Offset
``biaoff``
Board Info Area Starting Offset
``piaoff``
Product Info Area Starting Offset
``mrioff``
MultiRecord Info Area Starting Offset
``rsvd6``
Reserved
``chchk``
Common Header Checksum
``vpd``
Vital Product Data
.. c:enum:: nvme_status_field
Defines all parts of the nvme status field: status code, status code type, and additional flags.
**Constants**
``NVME_SCT_GENERIC``
Generic errors applicable to multiple opcodes
``NVME_SCT_CMD_SPECIFIC``
Errors associated to a specific opcode
``NVME_SCT_MEDIA``
Errors associated with media and data integrity
``NVME_SCT_PATH``
Errors associated with the paths connection
``NVME_SCT_VS``
Vendor specific errors
``NVME_SCT_MASK``
Mask to get the value of the Status Code Type
``NVME_SCT_SHIFT``
Shift value to get the value of the Status
Code Type
``NVME_SC_MASK``
Mask to get the value of the status code.
``NVME_SC_SHIFT``
Shift value to get the value of the status
code.
``NVME_SC_SUCCESS``
Successful Completion: The command
completed without error.
``NVME_SC_INVALID_OPCODE``
Invalid Command Opcode: A reserved coded
value or an unsupported value in the
command opcode field.
``NVME_SC_INVALID_FIELD``
Invalid Field in Command: A reserved
coded value or an unsupported value in a
defined field.
``NVME_SC_CMDID_CONFLICT``
Command ID Conflict: The command
identifier is already in use.
``NVME_SC_DATA_XFER_ERROR``
Data Transfer Error: Transferring the
data or metadata associated with a
command experienced an error.
``NVME_SC_POWER_LOSS``
Commands Aborted due to Power Loss
Notification: Indicates that the command
was aborted due to a power loss
notification.
``NVME_SC_INTERNAL``
Internal Error: The command was not
completed successfully due to an internal error.
``NVME_SC_ABORT_REQ``
Command Abort Requested: The command was
aborted due to an Abort command being
received that specified the Submission
Queue Identifier and Command Identifier
of this command.
``NVME_SC_ABORT_QUEUE``
Command Aborted due to SQ Deletion: The
command was aborted due to a Delete I/O
Submission Queue request received for the
Submission Queue to which the command was
submitted.
``NVME_SC_FUSED_FAIL``
Command Aborted due to Failed Fused Command:
The command was aborted due to the other
command in a fused operation failing.
``NVME_SC_FUSED_MISSING``
Aborted due to Missing Fused Command: The
fused command was aborted due to the
adjacent submission queue entry not
containing a fused command that is the
other command.
``NVME_SC_INVALID_NS``
Invalid Namespace or Format: The
namespace or the format of that namespace
is invalid.
``NVME_SC_CMD_SEQ_ERROR``
Command Sequence Error: The command was
aborted due to a protocol violation in a
multi-command sequence.
``NVME_SC_SGL_INVALID_LAST``
Invalid SGL Segment Descriptor: The
command includes an invalid SGL Last
Segment or SGL Segment descriptor.
``NVME_SC_SGL_INVALID_COUNT``
Invalid Number of SGL Descriptors: There
is an SGL Last Segment descriptor or an
SGL Segment descriptor in a location
other than the last descriptor of a
segment based on the length indicated.
``NVME_SC_SGL_INVALID_DATA``
Data SGL Length Invalid: This may occur
if the length of a Data SGL is too short.
This may occur if the length of a Data
SGL is too long and the controller does
not support SGL transfers longer than the
amount of data to be transferred as
indicated in the SGL Support field of the
Identify Controller data structure.
``NVME_SC_SGL_INVALID_METADATA``
Metadata SGL Length Invalid: This may
occur if the length of a Metadata SGL is
too short. This may occur if the length
of a Metadata SGL is too long and the
controller does not support SGL transfers
longer than the amount of data to be
transferred as indicated in the SGL
Support field of the Identify Controller
data structure.
``NVME_SC_SGL_INVALID_TYPE``
SGL Descriptor Type Invalid: The type of
an SGL Descriptor is a type that is not
supported by the controller.
``NVME_SC_CMB_INVALID_USE``
Invalid Use of Controller Memory Buffer:
The attempted use of the Controller
Memory Buffer is not supported by the
controller.
``NVME_SC_PRP_INVALID_OFFSET``
PRP Offset Invalid: The Offset field for
a PRP entry is invalid.
``NVME_SC_AWU_EXCEEDED``
Atomic Write Unit Exceeded: The length
specified exceeds the atomic write unit size.
``NVME_SC_OP_DENIED``
Operation Denied: The command was denied
due to lack of access rights. Refer to
the appropriate security specification.
``NVME_SC_SGL_INVALID_OFFSET``
SGL Offset Invalid: The offset specified
in a descriptor is invalid. This may
occur when using capsules for data
transfers in NVMe over Fabrics
implementations and an invalid offset in
the capsule is specified.
``NVME_SC_HOSTID_FORMAT``
Host Identifier Inconsistent Format: The
NVM subsystem detected the simultaneous
use of 64- bit and 128-bit Host
Identifier values on different
controllers.
``NVME_SC_KAT_EXPIRED``
Keep Alive Timer Expired: The Keep Alive
Timer expired.
``NVME_SC_KAT_INVALID``
Keep Alive Timeout Invalid: The Keep
Alive Timeout value specified is invalid.
``NVME_SC_CMD_ABORTED_PREMEPT``
Command Aborted due to Preempt and Abort:
The command was aborted due to a
Reservation Acquire command.
``NVME_SC_SANITIZE_FAILED``
Sanitize Failed: The most recent sanitize
operation failed and no recovery action
has been successfully completed.
``NVME_SC_SANITIZE_IN_PROGRESS``
Sanitize In Progress: The requested
function (e.g., command) is prohibited
while a sanitize operation is in
progress.
``NVME_SC_SGL_INVALID_GRANULARITY``
SGL Data Block Granularity Invalid: The
Address alignment or Length granularity
for an SGL Data Block descriptor is
invalid.
``NVME_SC_CMD_IN_CMBQ_NOT_SUPP``
Command Not Supported for Queue in CMB:
The implementation does not support
submission of the command to a Submission
Queue in the Controller Memory Buffer or
command completion to a Completion Queue
in the Controller Memory Buffer.
``NVME_SC_NS_WRITE_PROTECTED``
Namespace is Write Protected: The command
is prohibited while the namespace is
write protected as a result of a change
in the namespace write protection state
as defined by the Namespace Write
Protection State Machine.
``NVME_SC_CMD_INTERRUPTED``
Command Interrupted: Command processing
was interrupted and the controller is
unable to successfully complete the
command. The host should retry the
command.
``NVME_SC_TRAN_TPORT_ERROR``
Transient Transport Error: A transient
transport error was detected. If the
command is retried on the same
controller, the command is likely to
succeed. A command that fails with a
transient transport error four or more
times should be treated as a persistent
transport error that is not likely to
succeed if retried on the same
controller.
``NVME_SC_PROHIBITED_BY_CMD_AND_FEAT``
Command Prohibited by Command and Feature
Lockdown: The command was aborted due to
command execution being prohibited by
the Command and Feature Lockdown.
``NVME_SC_ADMIN_CMD_MEDIA_NOT_READY``
Admin Command Media Not Ready: The Admin
command requires access to media and
the media is not ready.
``NVME_SC_INVALID_KEY_TAG``
The command was aborted due to an invalid KEYTAG
field value.
``NVME_SC_HOST_DISPERSED_NS_NOT_ENABLED``
The command is prohibited while the
Host Disperesed Namespace Support (HDISNS) field is not
set to 1h in the Host Behavior Support feature.
``NVME_SC_HOST_ID_NOT_INITIALIZED``
Host Identifier Not Initialized.
``NVME_SC_INCORRECT_KEY``
The command was aborted due to the key associated
with the KEYTAG field being incorrect.
``NVME_SC_FDP_DISABLED``
Command is not allowed when
Flexible Data Placement is disabled.
``NVME_SC_INVALID_PLACEMENT_HANDLE_LIST``
The Placement Handle List is invalid
due to invalid Reclaim Unit Handle Identifier or
valid Reclaim Unit Handle Identifier but restricted or
the Placement Handle List number of entries exceeded the
maximum number allowed.
``NVME_SC_LBA_RANGE``
LBA Out of Range: The command references
an LBA that exceeds the size of the namespace.
``NVME_SC_CAP_EXCEEDED``
Capacity Exceeded: Execution of the
command has caused the capacity of the
namespace to be exceeded.
``NVME_SC_NS_NOT_READY``
Namespace Not Ready: The namespace is not
ready to be accessed as a result of a
condition other than a condition that is
reported as an Asymmetric Namespace
Access condition.
``NVME_SC_RESERVATION_CONFLICT``
Reservation Conflict: The command was
aborted due to a conflict with a
reservation held on the accessed
namespace.
``NVME_SC_FORMAT_IN_PROGRESS``
Format In Progress: A Format NVM command
is in progress on the namespace.
``NVME_SC_INVALID_VALUE_SIZE``
The value size is not valid.
``NVME_SC_INVALID_KEY_SIZE``
The KV key size is not valid.
``NVME_SC_KV_KEY_NOT_EXISTS``
The Store If Key Exists (SIKE) bit is set to
'1' in the Store Option field and the KV key does not
exists.
``NVME_SC_UNRECOVERED_ERROR``
There was an unrecovered error when reading
from the meidum.
``NVME_SC_KEY_EXISTS``
The Store If No Key Exists (SINKE) bit is set to '1'
in the Store Option field and the KV key exists.
``NVME_SC_CQ_INVALID``
Completion Queue Invalid: The Completion
Queue identifier specified in the command
does not exist.
``NVME_SC_QID_INVALID``
Invalid Queue Identifier: The creation of
the I/O Completion Queue failed due to an
invalid queue identifier specified as
part of the command. An invalid queue
identifier is one that is currently in
use or one that is outside the range
supported by the controller.
``NVME_SC_QUEUE_SIZE``
Invalid Queue Size: The host attempted to
create an I/O Completion Queue with an
invalid number of entries.
``NVME_SC_ABORT_LIMIT``
Abort Command Limit Exceeded: The number
of concurrently outstanding Abort commands
has exceeded the limit indicated in the
Identify Controller data structure.
``NVME_SC_ABORT_MISSING``
Abort Command is missing: The abort
command is missing.
``NVME_SC_ASYNC_LIMIT``
Asynchronous Event Request Limit
Exceeded: The number of concurrently
outstanding Asynchronous Event Request
commands has been exceeded.
``NVME_SC_FIRMWARE_SLOT``
Invalid Firmware Slot: The firmware slot
indicated is invalid or read only. This
error is indicated if the firmware slot
exceeds the number supported.
``NVME_SC_FIRMWARE_IMAGE``
Invalid Firmware Image: The firmware
image specified for activation is invalid
and not loaded by the controller.
``NVME_SC_INVALID_VECTOR``
Invalid Interrupt Vector: The creation of
the I/O Completion Queue failed due to an
invalid interrupt vector specified as
part of the command.
``NVME_SC_INVALID_LOG_PAGE``
Invalid Log Page: The log page indicated
is invalid. This error condition is also
returned if a reserved log page is
requested.
``NVME_SC_INVALID_FORMAT``
Invalid Format: The LBA Format specified
is not supported.
``NVME_SC_FW_NEEDS_CONV_RESET``
Firmware Activation Requires Conventional Reset:
The firmware commit was successful,
however, activation of the firmware image
requires a conventional reset.
``NVME_SC_INVALID_QUEUE``
Invalid Queue Deletion: Invalid I/O
Completion Queue specified to delete.
``NVME_SC_FEATURE_NOT_SAVEABLE``
Feature Identifier Not Saveable: The
Feature Identifier specified does not
support a saveable value.
``NVME_SC_FEATURE_NOT_CHANGEABLE``
Feature Not Changeable: The Feature
Identifier is not able to be changed.
``NVME_SC_FEATURE_NOT_PER_NS``
Feature Not Namespace Specific: The
Feature Identifier specified is not
namespace specific. The Feature
Identifier settings apply across all
namespaces.
``NVME_SC_FW_NEEDS_SUBSYS_RESET``
Firmware Activation Requires NVM
Subsystem Reset: The firmware commit was
successful, however, activation of the
firmware image requires an NVM Subsystem.
``NVME_SC_FW_NEEDS_RESET``
Firmware Activation Requires Controller
Level Reset: The firmware commit was
successful; however, the image specified
does not support being activated without
a reset.
``NVME_SC_FW_NEEDS_MAX_TIME``
Firmware Activation Requires Maximum Time
Violation: The image specified if
activated immediately would exceed the
Maximum Time for Firmware Activation
(MTFA) value reported in Identify
Controller.
``NVME_SC_FW_ACTIVATE_PROHIBITED``
Firmware Activation Prohibited: The image
specified is being prohibited from
activation by the controller for vendor
specific reasons.
``NVME_SC_OVERLAPPING_RANGE``
Overlapping Range: The downloaded
firmware image has overlapping ranges.
``NVME_SC_NS_INSUFFICIENT_CAP``
Namespace Insufficient Capacity: Creating
the namespace requires more free space
than is currently available.
``NVME_SC_NS_ID_UNAVAILABLE``
Namespace Identifier Unavailable: The
number of namespaces supported has been
exceeded.
``NVME_SC_NS_ALREADY_ATTACHED``
Namespace Already Attached: The
controller is already attached to the
namespace specified.
``NVME_SC_NS_IS_PRIVATE``
Namespace Is Private: The namespace is
private and is already attached to one
controller.
``NVME_SC_NS_NOT_ATTACHED``
Namespace Not Attached: The request to
detach the controller could not be
completed because the controller is not
attached to the namespace.
``NVME_SC_THIN_PROV_NOT_SUPP``
Thin Provisioning Not Supported: Thin
provisioning is not supported by the
controller.
``NVME_SC_CTRL_LIST_INVALID``
Controller List Invalid: The controller
list provided contains invalid controller
ids.
``NVME_SC_SELF_TEST_IN_PROGRESS``
Device Self-test In Progress: The controller
or NVM subsystem already has a device
self-test operation in process.
``NVME_SC_BP_WRITE_PROHIBITED``
Boot Partition Write Prohibited: The
command is trying to modify a locked Boot
Partition.
``NVME_SC_INVALID_CTRL_ID``
Invalid Controller Identifier:
``NVME_SC_INVALID_SEC_CTRL_STATE``
Invalid Secondary Controller State
``NVME_SC_INVALID_CTRL_RESOURCES``
Invalid Number of Controller Resources
``NVME_SC_INVALID_RESOURCE_ID``
Invalid Resource Identifier
``NVME_SC_PMR_SAN_PROHIBITED``
Sanitize Prohibited While Persistent
Memory Region is Enabled
``NVME_SC_ANA_GROUP_ID_INVALID``
ANA Group Identifier Invalid: The specified
ANA Group Identifier (ANAGRPID) is not
supported in the submitted command.
``NVME_SC_ANA_ATTACH_FAILED``
ANA Attach Failed: The controller is not
attached to the namespace as a result
of an ANA condition.
``NVME_SC_INSUFFICIENT_CAP``
Insufficient Capacity: Requested operation
requires more free space than is currently
available.
``NVME_SC_NS_ATTACHMENT_LIMIT_EXCEEDED``
Namespace Attachment Limit Exceeded:
Attaching the ns to a controller causes
max number of ns attachments allowed
to be exceeded.
``NVME_SC_PROHIBIT_CMD_EXEC_NOT_SUPPORTED``
Prohibition of Command Execution
Not Supported
``NVME_SC_IOCS_NOT_SUPPORTED``
I/O Command Set Not Supported
``NVME_SC_IOCS_NOT_ENABLED``
I/O Command Set Not Enabled
``NVME_SC_IOCS_COMBINATION_REJECTED``
I/O Command Set Combination Rejected
``NVME_SC_INVALID_IOCS``
Invalid I/O Command Set
``NVME_SC_ID_UNAVAILABLE``
Identifier Unavailable
``NVME_SC_INVALID_DISCOVERY_INFO``
The discovery information provided in
one or more extended discovery
information entries is not applicable
for the type of entity selected in
the Entity Type (ETYPE) field of the
Discovery Information Management
command data portion’s header.
``NVME_SC_ZONING_DATA_STRUCT_LOCKED``
The requested Zoning data structure
is locked on the CDC.
``NVME_SC_ZONING_DATA_STRUCT_NOTFND``
The requested Zoning data structure
does not exist on the CDC.
``NVME_SC_INSUFFICIENT_DISC_RES``
The number of discover information
entries provided in the data portion
of the Discovery Information
Management command for a registration
task (i.e., TAS field cleared to 0h)
exceeds the available capacity for
new discovery information entries on
the CDC or DDC. This may be a
transient condition.
``NVME_SC_REQSTD_FUNCTION_DISABLED``
Fabric Zoning is not enabled on the
CDC
``NVME_SC_ZONEGRP_ORIGINATOR_INVLD``
The NQN contained in the ZoneGroup
Originator field does not match the
Host NQN used by the DDC to connect
to the CDC.
``NVME_SC_INVALID_CONTROLER_DATA_QUEUE``
This error indicates that the
specified Controller Data Queue
Identifier is invalid for the controller
processing the command.
``NVME_SC_NOT_ENOUGH_RESOURCES``
This error indicates that there is not
enough resources in the controller to
process the command.
``NVME_SC_CONTROLLER_SUSPENDED``
The operation requested is not allowed if
the specified controller is suspended.
``NVME_SC_CONTROLLER_NOT_SUSPENDED``
The operation requested is not allowed if
the specified controller is not
suspended.
``NVME_SC_CONTROLLER_DATA_QUEUE_FULL``
The controller detected that a
Controller Data Queue became full.
``NVME_SC_BAD_ATTRIBUTES``
Conflicting Dataset Management Attributes
``NVME_SC_INVALID_PI``
Invalid Protection Information
``NVME_SC_READ_ONLY``
Attempted Write to Read Only Range
``NVME_SC_CMD_SIZE_LIMIT_EXCEEDED``
Command Size Limit Exceeded
``NVME_SC_INCOMPATIBLE_NS``
Incompatible Namespace or Format: At
least one source namespace and the
destination namespace have incompatible
formats.
``NVME_SC_FAST_COPY_NOT_POSSIBLE``
Fast Copy Not Possible: The Fast Copy
Only (FCO) bit was set to ‘1’ in a Source
Range entry and the controller was not
able to use fast copy operations to copy
the specified data.
``NVME_SC_OVERLAPPING_IO_RANGE``
Overlapping I/O Range: A source logical
block range overlaps the destination
logical block range.
``NVME_SC_INSUFFICIENT_RESOURCES``
Insufficient Resources: A resource
shortage prevented the controller from
performing the requested copy.
``NVME_SC_CONNECT_FORMAT``
Incompatible Format: The NVM subsystem
does not support the record format
specified by the host.
``NVME_SC_CONNECT_CTRL_BUSY``
Controller Busy: The controller is
already associated with a host.
``NVME_SC_CONNECT_INVALID_PARAM``
Connect Invalid Parameters: One or more
of the command parameters.
``NVME_SC_CONNECT_RESTART_DISC``
Connect Restart Discovery: The NVM
subsystem requested is not available.
``NVME_SC_CONNECT_INVALID_HOST``
Connect Invalid Host: The host is either
not allowed to establish an association
to any controller in the NVM subsystem or
the host is not allowed to establish an
association to the specified controller
``NVME_SC_DISCONNECT_INVALID_QTYPE``
Invalid Queue Type: The command was sent
on the wrong queue type.
``NVME_SC_DISCOVERY_RESTART``
Discover Restart: The snapshot of the
records is now invalid or out of date.
``NVME_SC_AUTH_REQUIRED``
Authentication Required: NVMe in-band
authentication is required and the queue
has not yet been authenticated.
``NVME_SC_ZNS_INVALID_OP_REQUEST``
Invalid Zone Operation Request:
The operation requested is invalid. This may be due to
various conditions, including: attempting to allocate a
ZRWA when a zone is not in the ZSE:Empty state; or
invalid Flush Explicit ZRWA Range Send Zone Action
operation.
``NVME_SC_ZNS_ZRWA_RESOURCES_UNAVAILABLE``
ZRWA Resources Unavailable:
No ZRWAs are available.
``NVME_SC_ZNS_BOUNDARY_ERROR``
Zone Boundary Error: The command specifies
logical blocks in more than one zone.
``NVME_SC_ZNS_FULL``
Zone Is Full: The accessed zone is in the
ZSF:Full state.
``NVME_SC_ZNS_READ_ONLY``
Zone Is Read Only: The accessed zone is
in the ZSRO:Read Only state.
``NVME_SC_ZNS_OFFLINE``
Zone Is Offline: The accessed zone is
in the ZSO:Offline state.
``NVME_SC_ZNS_INVALID_WRITE``
Zone Invalid Write: The write to a zone
was not at the write pointer.
``NVME_SC_ZNS_TOO_MANY_ACTIVE``
Too Many Active Zones: The controller
does not allow additional active zones.
``NVME_SC_ZNS_TOO_MANY_OPENS``
Too Many Open Zones: The controller does
not allow additional open zones.
``NVME_SC_ZNS_INVAL_TRANSITION``
Invalid Zone State Transition: The request
is not a valid zone state transition.
``NVME_SC_WRITE_FAULT``
Write Fault: The write data could not be
committed to the media.
``NVME_SC_READ_ERROR``
Unrecovered Read Error: The read data
could not be recovered from the media.
``NVME_SC_GUARD_CHECK``
End-to-end Guard Check Error: The command
was aborted due to an end-to-end guard
check failure.
``NVME_SC_APPTAG_CHECK``
End-to-end Application Tag Check Error:
The command was aborted due to an
end-to-end application tag check failure.
``NVME_SC_REFTAG_CHECK``
End-to-end Reference Tag Check Error: The
command was aborted due to an end-to-end
reference tag check failure.
``NVME_SC_COMPARE_FAILED``
Compare Failure: The command failed due
to a miscompare during a Compare command.
``NVME_SC_ACCESS_DENIED``
Access Denied: Access to the namespace
and/or LBA range is denied due to lack of
access rights.
``NVME_SC_UNWRITTEN_BLOCK``
Deallocated or Unwritten Logical Block:
The command failed due to an attempt to
read from or verify an LBA range
containing a deallocated or unwritten
logical block.
``NVME_SC_STORAGE_TAG_CHECK``
End-to-End Storage Tag Check Error: The
command was aborted due to an end-to-end
storage tag check failure.
``NVME_SC_ANA_INTERNAL_PATH_ERROR``
Internal Path Error: The command was not
completed as the result of a controller
internal error that is specific to the
controller processing the command.
``NVME_SC_ANA_PERSISTENT_LOSS``
Asymmetric Access Persistent Loss: The
requested function (e.g., command) is not
able to be performed as a result of the
relationship between the controller and
the namespace being in the ANA Persistent
Loss state.
``NVME_SC_ANA_INACCESSIBLE``
Asymmetric Access Inaccessible: The
requested function (e.g., command) is not
able to be performed as a result of the
relationship between the controller and
the namespace being in the ANA
Inaccessible state.
``NVME_SC_ANA_TRANSITION``
Asymmetric Access Transition: The
requested function (e.g., command) is not
able to be performed as a result of the
relationship between the controller and
the namespace transitioning between
Asymmetric Namespace Access states.
``NVME_SC_CTRL_PATH_ERROR``
Controller Pathing Error: A pathing error
was detected by the controller.
``NVME_SC_HOST_PATH_ERROR``
Host Pathing Error: A pathing error was
detected by the host.
``NVME_SC_CMD_ABORTED_BY_HOST``
Command Aborted By Host: The command was
aborted as a result of host action.
``NVME_SC_CRD``
Mask to get value of Command Retry Delay
index
``NVME_SC_MORE``
More bit. If set, more status information
for this command as part of the Error
Information log that may be retrieved with
the Get Log Page command.
``NVME_SC_DNR``
Do Not Retry bit. If set, if the same
command is re-submitted to any controller
in the NVM subsystem, then that
re-submitted command is expected to fail.
.. c:function:: __u16 nvme_status_code_type (__u16 status_field)
Returns the NVMe Status Code Type
**Parameters**
``__u16 status_field``
The NVMe Completion Queue Entry's Status Field
See :c:type:`enum nvme_status_field <nvme_status_field>`
**Return**
status code type
.. c:function:: __u16 nvme_status_code (__u16 status_field)
Returns the NVMe Status Code
**Parameters**
``__u16 status_field``
The NVMe Completion Queue Entry's Status Field
See :c:type:`enum nvme_status_field <nvme_status_field>`
**Return**
status code
.. c:enum:: nvme_status_type
type encoding for NVMe return values, when represented as an int.
**Constants**
``NVME_STATUS_TYPE_SHIFT``
shift value for status bits
``NVME_STATUS_TYPE_MASK``
mask value for status bits
``NVME_STATUS_TYPE_NVME``
NVMe command status value, typically from CDW3
``NVME_STATUS_TYPE_MI``
NVMe-MI header status
**Description**
The nvme_* api returns an int, with negative values indicating an internal
or syscall error, zero signifying success, positive values representing
the NVMe status.
That latter case (the NVMe status) may represent status values from
different parts of the transport/controller/etc, and are at most 16 bits of
data. So, we use the most-significant 3 bits of the signed int to indicate
which type of status this is.
.. c:function:: __u32 nvme_status_get_type (int status)
extract the type from a nvme_* return value
**Parameters**
``int status``
the (non-negative) return value from the NVMe API
**Return**
the type component of the status.
.. c:function:: __u32 nvme_status_get_value (int status)
extract the status value from a nvme_* return value
**Parameters**
``int status``
the (non-negative) return value from the NVMe API
**Return**
the value component of the status; the set of values will depend
on the status type.
.. c:function:: __u32 nvme_status_equals (int status, enum nvme_status_type type, unsigned int value)
helper to check a status against a type and value
**Parameters**
``int status``
the (non-negative) return value from the NVMe API
``enum nvme_status_type type``
the status type
``unsigned int value``
the status value
**Return**
true if **status** is of the specified type and value
.. c:enum:: nvme_admin_opcode
Known NVMe admin opcodes
**Constants**
``nvme_admin_delete_sq``
Delete I/O Submission Queue
``nvme_admin_create_sq``
Create I/O Submission Queue
``nvme_admin_get_log_page``
Get Log Page
``nvme_admin_delete_cq``
Delete I/O Completion Queue
``nvme_admin_create_cq``
Create I/O Completion Queue
``nvme_admin_identify``
Identify
``nvme_admin_abort_cmd``
Abort
``nvme_admin_set_features``
Set Features
``nvme_admin_get_features``
Get Features
``nvme_admin_async_event``
Asynchronous Event Request
``nvme_admin_ns_mgmt``
Namespace Management
``nvme_admin_fw_commit``
Firmware Commit
``nvme_admin_fw_activate``
Firmware Commit
``nvme_admin_fw_download``
Firmware Image Download
``nvme_admin_dev_self_test``
Device Self-test
``nvme_admin_ns_attach``
Namespace Attachment
``nvme_admin_keep_alive``
Keep Alive
``nvme_admin_directive_send``
Directive Send
``nvme_admin_directive_recv``
Directive Receive
``nvme_admin_virtual_mgmt``
Virtualization Management
``nvme_admin_nvme_mi_send``
NVMe-MI Send
``nvme_admin_nvme_mi_recv``
NVMe-MI Receive
``nvme_admin_capacity_mgmt``
Capacity Management
``nvme_admin_discovery_info_mgmt``
Discovery Information Management (DIM)
``nvme_admin_fabric_zoning_recv``
Fabric Zoning Receive
``nvme_admin_lockdown``
Lockdown
``nvme_admin_fabric_zoning_lookup``
Fabric Zoning Lookup
``nvme_admin_clear_export_nvm_res``
Clear Exported NVM Resource Configuration
``nvme_admin_fabric_zoning_send``
Fabric Zoning Send
``nvme_admin_create_export_nvms``
Create Exported NVM Subsystem
``nvme_admin_manage_export_nvms``
Manage Exported NVM Subsystem
``nvme_admin_manage_export_ns``
Manage Exported Namespace
``nvme_admin_manage_export_port``
Manage Exported Port
``nvme_admin_send_disc_log_page``
Send Discovery Log Page
``nvme_admin_track_send``
Track Send
``nvme_admin_track_receive``
Track Receive
``nvme_admin_migration_send``
Migration Send
``nvme_admin_migration_receive``
Migration Receive
``nvme_admin_ctrl_data_queue``
Controller Data Queue
``nvme_admin_dbbuf``
Doorbell Buffer Config
``nvme_admin_fabrics``
Fabrics Commands
``nvme_admin_format_nvm``
Format NVM
``nvme_admin_security_send``
Security Send
``nvme_admin_security_recv``
Security Receive
``nvme_admin_sanitize_nvm``
Sanitize
``nvme_admin_load_program``
Load Program
``nvme_admin_get_lba_status``
Get LBA Status
``nvme_admin_program_act_mgmt``
Program Activation Management
``nvme_admin_mem_range_set_mgmt``
Memory Range Set Management
.. c:enum:: nvme_identify_cns
Identify - CNS Values
**Constants**
``NVME_IDENTIFY_CNS_NS``
Identify Namespace data structure
``NVME_IDENTIFY_CNS_CTRL``
Identify Controller data structure
``NVME_IDENTIFY_CNS_NS_ACTIVE_LIST``
Active Namespace ID list
``NVME_IDENTIFY_CNS_NS_DESC_LIST``
Namespace Identification Descriptor list
``NVME_IDENTIFY_CNS_NVMSET_LIST``
NVM Set List
``NVME_IDENTIFY_CNS_CSI_NS``
I/O Command Set specific Identify
Namespace data structure
``NVME_IDENTIFY_CNS_CSI_CTRL``
I/O Command Set specific Identify
Controller data structure
``NVME_IDENTIFY_CNS_CSI_NS_ACTIVE_LIST``
Active Namespace ID list associated
with the specified I/O Command Set
``NVME_IDENTIFY_CNS_CSI_INDEPENDENT_ID_NS``
I/O Command Set Independent Identify
``NVME_IDENTIFY_CNS_NS_USER_DATA_FORMAT``
Namespace user data format
``NVME_IDENTIFY_CNS_CSI_NS_USER_DATA_FORMAT``
I/O Command Set specific user data
format
Namespace data structure
``NVME_IDENTIFY_CNS_ALLOCATED_NS_LIST``
Allocated Namespace ID list
``NVME_IDENTIFY_CNS_ALLOCATED_NS``
Identify Namespace data structure for
the specified allocated NSID
``NVME_IDENTIFY_CNS_NS_CTRL_LIST``
Controller List of controllers attached
to the specified NSID
``NVME_IDENTIFY_CNS_CTRL_LIST``
Controller List of controllers that exist
in the NVM subsystem
``NVME_IDENTIFY_CNS_PRIMARY_CTRL_CAP``
Primary Controller Capabilities data
structure for the specified primary controller
``NVME_IDENTIFY_CNS_SECONDARY_CTRL_LIST``
Secondary Controller list of controllers
associated with the primary controller
processing the command
``NVME_IDENTIFY_CNS_NS_GRANULARITY``
A Namespace Granularity List
``NVME_IDENTIFY_CNS_UUID_LIST``
A UUID List
``NVME_IDENTIFY_CNS_DOMAIN_LIST``
Domain List
``NVME_IDENTIFY_CNS_ENDURANCE_GROUP_ID``
Endurance Group List
``NVME_IDENTIFY_CNS_CSI_ALLOCATED_NS_LIST``
I/O Command Set specific Allocated Namespace
ID list
``NVME_IDENTIFY_CNS_CSI_ID_NS_DATA_STRUCTURE``
I/O Command Set specific ID Namespace
Data Structure for Allocated Namespace ID
``NVME_IDENTIFY_CNS_COMMAND_SET_STRUCTURE``
I/O Command Set data structure
``NVME_IDENTIFY_CNS_UNDERLYING_NS_LIST``
Get Underlying Namespace List
``NVME_IDENTIFY_CNS_PORTS_LIST``
Get Ports List
``NVME_IDENTIFY_CNS_IOCS_IND_ID_ALLOC_NS``
I/O Command Set Independent Identify Namespace data
structure for the specified allocated NSID
``NVME_IDENTIFY_CNS_SUPPORTED_CTRL_STATE_FORMATS``
Supported Controller State Formats
identifying the supported NVMe Controller
State data structures
.. c:enum:: nvme_cmd_get_log_lid
Get Log Page -Log Page Identifiers
**Constants**
``NVME_LOG_LID_SUPPORTED_LOG_PAGES``
Supported Log Pages
``NVME_LOG_LID_ERROR``
Error Information
``NVME_LOG_LID_SMART``
SMART / Health Information
``NVME_LOG_LID_FW_SLOT``
Firmware Slot Information
``NVME_LOG_LID_CHANGED_NS``
Changed Namespace List
``NVME_LOG_LID_CMD_EFFECTS``
Commands Supported and Effects
``NVME_LOG_LID_DEVICE_SELF_TEST``
Device Self-test
``NVME_LOG_LID_TELEMETRY_HOST``
Telemetry Host-Initiated
``NVME_LOG_LID_TELEMETRY_CTRL``
Telemetry Controller-Initiated
``NVME_LOG_LID_ENDURANCE_GROUP``
Endurance Group Information
``NVME_LOG_LID_PREDICTABLE_LAT_NVMSET``
Predictable Latency Per NVM Set
``NVME_LOG_LID_PREDICTABLE_LAT_AGG``
Predictable Latency Event Aggregate
``NVME_LOG_LID_ANA``
Asymmetric Namespace Access
``NVME_LOG_LID_PERSISTENT_EVENT``
Persistent Event Log
``NVME_LOG_LID_LBA_STATUS``
LBA Status Information
``NVME_LOG_LID_ENDURANCE_GRP_EVT``
Endurance Group Event Aggregate
``NVME_LOG_LID_MEDIA_UNIT_STATUS``
Media Unit Status
``NVME_LOG_LID_SUPPORTED_CAP_CONFIG_LIST``
Supported Capacity Configuration Lis
``NVME_LOG_LID_FID_SUPPORTED_EFFECTS``
Feature Identifiers Supported and Effects
``NVME_LOG_LID_MI_CMD_SUPPORTED_EFFECTS``
NVMe-MI Commands Supported and Effects
``NVME_LOG_LID_CMD_AND_FEAT_LOCKDOWN``
Command and Feature Lockdown
``NVME_LOG_LID_BOOT_PARTITION``
Boot Partition
``NVME_LOG_LID_ROTATIONAL_MEDIA_INFO``
Rotational Media Information
``NVME_LOG_LID_DISPERSED_NS_PARTICIPATING_NSS``
Dispersed Namespace Participating NVM Subsystems
``NVME_LOG_LID_MGMT_ADDR_LIST``
Management Address List
``NVME_LOG_LID_PHY_RX_EOM``
Physical Interface Receiver Eye Opening Measurement
``NVME_LOG_LID_REACHABILITY_GROUPS``
Reachability Groups
``NVME_LOG_LID_REACHABILITY_ASSOCIATIONS``
Reachability Associations
``NVME_LOG_LID_CHANGED_ALLOC_NS_LIST``
Changed Allocated Namespace List
``NVME_LOG_LID_FDP_CONFIGS``
FDP Configurations
``NVME_LOG_LID_FDP_RUH_USAGE``
Reclaim Unit Handle Usage
``NVME_LOG_LID_FDP_STATS``
FDP Statistics
``NVME_LOG_LID_FDP_EVENTS``
FDP Events
``NVME_LOG_LID_DISCOVER``
Discovery
``NVME_LOG_LID_HOST_DISCOVER``
Host Discovery
``NVME_LOG_LID_AVE_DISCOVER``
AVE Discovery
``NVME_LOG_LID_PULL_MODEL_DDC_REQ``
Pull Model DDC Request
``NVME_LOG_LID_RESERVATION``
Reservation Notification
``NVME_LOG_LID_SANITIZE``
Sanitize Status
``NVME_LOG_LID_ZNS_CHANGED_ZONES``
Changed Zone List
.. c:enum:: nvme_features_id
Features - Feature Identifiers
**Constants**
``NVME_FEAT_FID_ARBITRATION``
Arbitration
``NVME_FEAT_FID_POWER_MGMT``
Power Management
``NVME_FEAT_FID_LBA_RANGE``
LBA Range Type
``NVME_FEAT_FID_TEMP_THRESH``
Temperature Threshold
``NVME_FEAT_FID_ERR_RECOVERY``
Error Recovery
``NVME_FEAT_FID_VOLATILE_WC``
Volatile Write Cache
``NVME_FEAT_FID_NUM_QUEUES``
Number of Queues
``NVME_FEAT_FID_IRQ_COALESCE``
Interrupt Coalescing
``NVME_FEAT_FID_IRQ_CONFIG``
Interrupt Vector Configuration
``NVME_FEAT_FID_WRITE_ATOMIC``
Write Atomicity Normal
``NVME_FEAT_FID_ASYNC_EVENT``
Asynchronous Event Configuration
``NVME_FEAT_FID_AUTO_PST``
Autonomous Power State Transition
``NVME_FEAT_FID_HOST_MEM_BUF``
Host Memory Buffer
``NVME_FEAT_FID_TIMESTAMP``
Timestamp
``NVME_FEAT_FID_KATO``
Keep Alive Timer
``NVME_FEAT_FID_HCTM``
Host Controlled Thermal Management
``NVME_FEAT_FID_NOPSC``
Non-Operational Power State Config
``NVME_FEAT_FID_RRL``
Read Recovery Level Config
``NVME_FEAT_FID_PLM_CONFIG``
Predictable Latency Mode Config
``NVME_FEAT_FID_PLM_WINDOW``
Predictable Latency Mode Window
``NVME_FEAT_FID_LBA_STS_INTERVAL``
LBA Status Information Report Interval
``NVME_FEAT_FID_HOST_BEHAVIOR``
Host Behavior Support
``NVME_FEAT_FID_SANITIZE``
Sanitize Config
``NVME_FEAT_FID_ENDURANCE_EVT_CFG``
Endurance Group Event Configuration
``NVME_FEAT_FID_IOCS_PROFILE``
I/O Command Set Profile
``NVME_FEAT_FID_SPINUP_CONTROL``
Spinup Control
``NVME_FEAT_FID_POWER_LOSS_SIGNAL``
Power Loss Signaling Config
``NVME_FEAT_FID_PERF_CHARACTERISTICS``
Performance Characteristics
``NVME_FEAT_FID_FDP``
Flexible Data Placement
``NVME_FEAT_FID_FDP_EVENTS``
FDP Events
``NVME_FEAT_FID_NS_ADMIN_LABEL``
Namespace Admin Label
``NVME_FEAT_FID_KEY_VALUE``
Key Value Configuration
``NVME_FEAT_FID_CTRL_DATA_QUEUE``
Controller Data Queue
``NVME_FEAT_FID_EMB_MGMT_CTRL_ADDR``
Embedded Management Controller Address
``NVME_FEAT_FID_HOST_MGMT_AGENT_ADDR``
Host Management Agent Address
``NVME_FEAT_FID_ENH_CTRL_METADATA``
Enhanced Controller Metadata
``NVME_FEAT_FID_CTRL_METADATA``
Controller Metadata
``NVME_FEAT_FID_NS_METADATA``
Namespace Metadata
``NVME_FEAT_FID_SW_PROGRESS``
Software Progress Marker
``NVME_FEAT_FID_HOST_ID``
Host Identifier
``NVME_FEAT_FID_RESV_MASK``
Reservation Notification Mask
``NVME_FEAT_FID_RESV_PERSIST``
Reservation Persistence
``NVME_FEAT_FID_WRITE_PROTECT``
Namespace Write Protection Config
``NVME_FEAT_FID_BP_WRITE_PROTECT``
Boot Partition Write Protection Config
.. c:enum:: nvme_feat
Features Access Shifts/Masks values
**Constants**
``NVME_FEAT_ARBITRATION_BURST_SHIFT``
``NVME_FEAT_ARBITRATION_BURST_MASK``
``NVME_FEAT_ARBITRATION_LPW_SHIFT``
``NVME_FEAT_ARBITRATION_LPW_MASK``
``NVME_FEAT_ARBITRATION_MPW_SHIFT``
``NVME_FEAT_ARBITRATION_MPW_MASK``
``NVME_FEAT_ARBITRATION_HPW_SHIFT``
``NVME_FEAT_ARBITRATION_HPW_MASK``
``NVME_FEAT_PWRMGMT_PS_SHIFT``
``NVME_FEAT_PWRMGMT_PS_MASK``
``NVME_FEAT_PWRMGMT_WH_SHIFT``
``NVME_FEAT_PWRMGMT_WH_MASK``
``NVME_FEAT_LBAR_NR_SHIFT``
``NVME_FEAT_LBAR_NR_MASK``
``NVME_FEAT_TT_TMPTH_SHIFT``
``NVME_FEAT_TT_TMPTH_MASK``
``NVME_FEAT_TT_TMPSEL_SHIFT``
``NVME_FEAT_TT_TMPSEL_MASK``
``NVME_FEAT_TT_THSEL_SHIFT``
``NVME_FEAT_TT_THSEL_MASK``
``NVME_FEAT_ERROR_RECOVERY_TLER_SHIFT``
``NVME_FEAT_ERROR_RECOVERY_TLER_MASK``
``NVME_FEAT_ERROR_RECOVERY_DULBE_SHIFT``
``NVME_FEAT_ERROR_RECOVERY_DULBE_MASK``
``NVME_FEAT_VWC_WCE_SHIFT``
``NVME_FEAT_VWC_WCE_MASK``
``NVME_FEAT_NRQS_NSQR_SHIFT``
``NVME_FEAT_NRQS_NSQR_MASK``
``NVME_FEAT_NRQS_NCQR_SHIFT``
``NVME_FEAT_NRQS_NCQR_MASK``
``NVME_FEAT_IRQC_THR_SHIFT``
``NVME_FEAT_IRQC_THR_MASK``
``NVME_FEAT_IRQC_TIME_SHIFT``
``NVME_FEAT_IRQC_TIME_MASK``
``NVME_FEAT_ICFG_IV_SHIFT``
``NVME_FEAT_ICFG_IV_MASK``
``NVME_FEAT_ICFG_CD_SHIFT``
``NVME_FEAT_ICFG_CD_MASK``
``NVME_FEAT_WA_DN_SHIFT``
``NVME_FEAT_WA_DN_MASK``
``NVME_FEAT_AE_SMART_SHIFT``
``NVME_FEAT_AE_SMART_MASK``
``NVME_FEAT_AE_NAN_SHIFT``
``NVME_FEAT_AE_NAN_MASK``
``NVME_FEAT_AE_FW_SHIFT``
``NVME_FEAT_AE_FW_MASK``
``NVME_FEAT_AE_TELEM_SHIFT``
``NVME_FEAT_AE_TELEM_MASK``
``NVME_FEAT_AE_ANA_SHIFT``
``NVME_FEAT_AE_ANA_MASK``
``NVME_FEAT_AE_PLA_SHIFT``
``NVME_FEAT_AE_PLA_MASK``
``NVME_FEAT_AE_LBAS_SHIFT``
``NVME_FEAT_AE_LBAS_MASK``
``NVME_FEAT_AE_EGA_SHIFT``
``NVME_FEAT_AE_EGA_MASK``
``NVME_FEAT_AE_NNSSHDN_SHIFT``
``NVME_FEAT_AE_NNSSHDN_MASK``
``NVME_FEAT_AE_TTHRY_SHIFT``
``NVME_FEAT_AE_TTHRY_MASK``
``NVME_FEAT_AE_RASSN_SHIFT``
``NVME_FEAT_AE_RASSN_MASK``
``NVME_FEAT_AE_RGRP0_SHIFT``
``NVME_FEAT_AE_RGRP0_MASK``
``NVME_FEAT_AE_ANSAN_SHIFT``
``NVME_FEAT_AE_ANSAN_MASK``
``NVME_FEAT_AE_ZDCN_SHIFT``
``NVME_FEAT_AE_ZDCN_MASK``
``NVME_FEAT_AE_PMDRLPCN_SHIFT``
``NVME_FEAT_AE_PMDRLPCN_MASK``
``NVME_FEAT_AE_ADLPCN_SHIFT``
``NVME_FEAT_AE_ADLPCN_MASK``
``NVME_FEAT_AE_HDLPCN_SHIFT``
``NVME_FEAT_AE_HDLPCN_MASK``
``NVME_FEAT_AE_DLPCN_SHIFT``
``NVME_FEAT_AE_DLPCN_MASK``
``NVME_FEAT_APST_APSTE_SHIFT``
``NVME_FEAT_APST_APSTE_MASK``
``NVME_FEAT_HMEM_EHM_SHIFT``
``NVME_FEAT_HMEM_EHM_MASK``
``NVME_FEAT_HCTM_TMT2_SHIFT``
``NVME_FEAT_HCTM_TMT2_MASK``
``NVME_FEAT_HCTM_TMT1_SHIFT``
``NVME_FEAT_HCTM_TMT1_MASK``
``NVME_FEAT_NOPS_NOPPME_SHIFT``
``NVME_FEAT_NOPS_NOPPME_MASK``
``NVME_FEAT_RRL_RRL_SHIFT``
``NVME_FEAT_RRL_RRL_MASK``
``NVME_FEAT_PLM_PLME_SHIFT``
``NVME_FEAT_PLM_PLME_MASK``
``NVME_FEAT_PLMW_WS_SHIFT``
``NVME_FEAT_PLMW_WS_MASK``
``NVME_FEAT_LBAS_LSIRI_SHIFT``
``NVME_FEAT_LBAS_LSIRI_MASK``
``NVME_FEAT_LBAS_LSIPI_SHIFT``
``NVME_FEAT_LBAS_LSIPI_MASK``
``NVME_FEAT_SC_NODRM_SHIFT``
``NVME_FEAT_SC_NODRM_MASK``
``NVME_FEAT_EG_ENDGID_SHIFT``
``NVME_FEAT_EG_ENDGID_MASK``
``NVME_FEAT_EG_EGCW_SHIFT``
``NVME_FEAT_EG_EGCW_MASK``
``NVME_FEAT_FDPE_PHNDL_SHIFT``
``NVME_FEAT_FDPE_PHNDL_MASK``
``NVME_FEAT_FDPE_NOET_SHIFT``
``NVME_FEAT_FDPE_NOET_MASK``
``NVME_FEAT_SPM_PBSLC_SHIFT``
``NVME_FEAT_SPM_PBSLC_MASK``
``NVME_FEAT_HOSTID_EXHID_SHIFT``
``NVME_FEAT_HOSTID_EXHID_MASK``
``NVME_FEAT_RM_REGPRE_SHIFT``
``NVME_FEAT_RM_REGPRE_MASK``
``NVME_FEAT_RM_RESREL_SHIFT``
``NVME_FEAT_RM_RESREL_MASK``
``NVME_FEAT_RM_RESPRE_SHIFT``
``NVME_FEAT_RM_RESPRE_MASK``
``NVME_FEAT_RP_PTPL_SHIFT``
``NVME_FEAT_RP_PTPL_MASK``
``NVME_FEAT_WP_WPS_SHIFT``
``NVME_FEAT_WP_WPS_MASK``
``NVME_FEAT_IOCSP_IOCSCI_SHIFT``
``NVME_FEAT_IOCSP_IOCSCI_MASK``
``NVME_FEAT_SPINUP_CONTROL_SHIFT``
``NVME_FEAT_SPINUP_CONTROL_MASK``
``NVME_FEAT_PLS_MODE_SHIFT``
``NVME_FEAT_PLS_MODE_MASK``
``NVME_FEAT_PERFC_ATTRI_SHIFT``
``NVME_FEAT_PERFC_ATTRI_MASK``
``NVME_FEAT_PERFC_RVSPA_SHIFT``
``NVME_FEAT_PERFC_RVSPA_MASK``
``NVME_FEAT_PERFC_ATTRTYP_SHIFT``
``NVME_FEAT_PERFC_ATTRTYP_MASK``
``NVME_FEAT_FDP_ENABLED_SHIFT``
``NVME_FEAT_FDP_ENABLED_MASK``
``NVME_FEAT_FDP_INDEX_SHIFT``
``NVME_FEAT_FDP_INDEX_MASK``
``NVME_FEAT_FDP_EVENTS_ENABLE_SHIFT``
``NVME_FEAT_FDP_EVENTS_ENABLE_MASK``
.. c:enum:: nvme_get_features_sel
Get Features - Select
**Constants**
``NVME_GET_FEATURES_SEL_CURRENT``
Current value
``NVME_GET_FEATURES_SEL_DEFAULT``
Default value
``NVME_GET_FEATURES_SEL_SAVED``
Saved value
``NVME_GET_FEATURES_SEL_SUPPORTED``
Supported capabilities
.. c:enum:: nvme_cmd_format_mset
Format NVM - Metadata Settings
**Constants**
``NVME_FORMAT_MSET_SEPARATE``
indicates that the metadata is transferred
as part of a separate buffer.
``NVME_FORMAT_MSET_EXTENDED``
indicates that the metadata is transferred
as part of an extended data LBA.
.. c:enum:: nvme_cmd_format_pi
Format NVM - Protection Information
**Constants**
``NVME_FORMAT_PI_DISABLE``
Protection information is not enabled.
``NVME_FORMAT_PI_TYPE1``
Protection information is enabled, Type 1.
``NVME_FORMAT_PI_TYPE2``
Protection information is enabled, Type 2.
``NVME_FORMAT_PI_TYPE3``
Protection information is enabled, Type 3.
.. c:enum:: nvme_cmd_format_pil
Format NVM - Protection Information Location
**Constants**
``NVME_FORMAT_PIL_LAST``
Protection information is transferred as the last
bytes of metadata.
``NVME_FORMAT_PIL_FIRST``
Protection information is transferred as the first
bytes of metadata.
.. c:enum:: nvme_cmd_format_ses
Format NVM - Secure Erase Settings
**Constants**
``NVME_FORMAT_SES_NONE``
No secure erase operation requested.
``NVME_FORMAT_SES_USER_DATA_ERASE``
User Data Erase: All user data shall be erased,
contents of the user data after the erase is
indeterminate (e.g. the user data may be zero
filled, one filled, etc.). If a User Data Erase
is requested and all affected user data is
encrypted, then the controller is allowed
to use a cryptographic erase to perform
the requested User Data Erase.
``NVME_FORMAT_SES_CRYPTO_ERASE``
Cryptographic Erase: All user data shall
be erased cryptographically. This is
accomplished by deleting the encryption key.
.. c:enum:: nvme_ns_mgmt_sel
Namespace Management - Select
**Constants**
``NVME_NS_MGMT_SEL_CREATE``
Namespace Create selection
``NVME_NS_MGMT_SEL_DELETE``
Namespace Delete selection
.. c:enum:: nvme_ns_attach_sel
Namespace Attachment - Select
**Constants**
``NVME_NS_ATTACH_SEL_CTRL_ATTACH``
Namespace attach selection
``NVME_NS_ATTACH_SEL_CTRL_DEATTACH``
Namespace detach selection
.. c:enum:: nvme_fw_commit_ca
Firmware Commit - Commit Action
**Constants**
``NVME_FW_COMMIT_CA_REPLACE``
Downloaded image replaces the existing
image, if any, in the specified Firmware
Slot. The newly placed image is not
activated.
``NVME_FW_COMMIT_CA_REPLACE_AND_ACTIVATE``
Downloaded image replaces the existing
image, if any, in the specified Firmware
Slot. The newly placed image is activated
at the next Controller Level Reset.
``NVME_FW_COMMIT_CA_SET_ACTIVE``
The existing image in the specified
Firmware Slot is activated at the
next Controller Level Reset.
``NVME_FW_COMMIT_CA_REPLACE_AND_ACTIVATE_IMMEDIATE``
Downloaded image replaces the existing
image, if any, in the specified Firmware
Slot and is then activated immediately.
If there is not a newly downloaded image,
then the existing image in the specified
firmware slot is activated immediately.
``NVME_FW_COMMIT_CA_REPLACE_BOOT_PARTITION``
Downloaded image replaces the Boot
Partition specified by the Boot
Partition ID field.
``NVME_FW_COMMIT_CA_ACTIVATE_BOOT_PARTITION``
Mark the Boot Partition specified in
the BPID field as active and update
BPINFO.ABPID.
.. c:enum:: nvme_directive_dtype
Directive Types
**Constants**
``NVME_DIRECTIVE_DTYPE_IDENTIFY``
Identify directive type
``NVME_DIRECTIVE_DTYPE_STREAMS``
Streams directive type
.. c:enum:: nvme_directive_receive_doper
Directive Receive Directive Operation
**Constants**
``NVME_DIRECTIVE_RECEIVE_IDENTIFY_DOPER_PARAM``
``NVME_DIRECTIVE_RECEIVE_STREAMS_DOPER_PARAM``
``NVME_DIRECTIVE_RECEIVE_STREAMS_DOPER_STATUS``
``NVME_DIRECTIVE_RECEIVE_STREAMS_DOPER_RESOURCE``
.. c:enum:: nvme_directive_send_doper
Directive Send Directive Operation
**Constants**
``NVME_DIRECTIVE_SEND_IDENTIFY_DOPER_ENDIR``
``NVME_DIRECTIVE_SEND_STREAMS_DOPER_RELEASE_IDENTIFIER``
``NVME_DIRECTIVE_SEND_STREAMS_DOPER_RELEASE_RESOURCE``
.. c:enum:: nvme_directive_send_identify_endir
Enable Directive
**Constants**
``NVME_DIRECTIVE_SEND_IDENTIFY_ENDIR_DISABLE``
``NVME_DIRECTIVE_SEND_IDENTIFY_ENDIR_ENABLE``
.. c:enum:: nvme_sanitize_sanact
Sanitize Action
**Constants**
``NVME_SANITIZE_SANACT_EXIT_FAILURE``
Exit Failure Mode.
``NVME_SANITIZE_SANACT_START_BLOCK_ERASE``
Start a Block Erase sanitize operation.
``NVME_SANITIZE_SANACT_START_OVERWRITE``
Start an Overwrite sanitize operation.
``NVME_SANITIZE_SANACT_START_CRYPTO_ERASE``
Start a Crypto Erase sanitize operation.
``NVME_SANITIZE_SANACT_EXIT_MEDIA_VERIF``
Exit Media Verification State
.. c:enum:: nvme_dst_stc
Action taken by the Device Self-test command
**Constants**
``NVME_DST_STC_SHORT``
Start a short device self-test operation
``NVME_DST_STC_LONG``
Start an extended device self-test operation
``NVME_DST_STC_HOST_INIT``
Start a Host-Initiated Refresh operation
``NVME_DST_STC_VS``
Start a vendor specific device self-test operation
``NVME_DST_STC_ABORT``
Abort device self-test operation
.. c:enum:: nvme_virt_mgmt_act
Virtualization Management - Action
**Constants**
``NVME_VIRT_MGMT_ACT_PRIM_CTRL_FLEX_ALLOC``
Primary Controller Flexible
Allocation
``NVME_VIRT_MGMT_ACT_OFFLINE_SEC_CTRL``
Secondary Controller Offline
``NVME_VIRT_MGMT_ACT_ASSIGN_SEC_CTRL``
Secondary Controller Assign
``NVME_VIRT_MGMT_ACT_ONLINE_SEC_CTRL``
Secondary Controller Online
.. c:enum:: nvme_virt_mgmt_rt
Virtualization Management - Resource Type
**Constants**
``NVME_VIRT_MGMT_RT_VQ_RESOURCE``
VQ Resources
``NVME_VIRT_MGMT_RT_VI_RESOURCE``
VI Resources
.. c:enum:: nvme_ns_write_protect_cfg
Write Protection - Write Protection State
**Constants**
``NVME_NS_WP_CFG_NONE``
No Write Protect
``NVME_NS_WP_CFG_PROTECT``
Write Protect
``NVME_NS_WP_CFG_PROTECT_POWER_CYCLE``
Write Protect Until Power Cycle
``NVME_NS_WP_CFG_PROTECT_PERMANENT``
Permanent Write Protect
.. c:enum:: nvme_log_ana_lsp
Asymmetric Namespace Access - Return Groups Only
**Constants**
``NVME_LOG_ANA_LSP_RGO_NAMESPACES``
``NVME_LOG_ANA_LSP_RGO_GROUPS_ONLY``
.. c:enum:: nvme_log_phy_rx_eom_action
Physical Interface Receiver Eye Opening Measurement Action
**Constants**
``NVME_LOG_PHY_RX_EOM_READ``
Read Log Data
``NVME_LOG_PHY_RX_EOM_START_READ``
Start Measurement and Read Log Data
``NVME_LOG_PHY_RX_EOM_ABORT_CLEAR``
Abort Measurement and Clear Log Data
.. c:enum:: nvme_log_phy_rx_eom_quality
Physical Interface Receiver Eye Opening Measurement Quality
**Constants**
``NVME_LOG_PHY_RX_EOM_GOOD``
<= Better Quality
``NVME_LOG_PHY_RX_EOM_BETTER``
<= Best Quality, >= Good Quality
``NVME_LOG_PHY_RX_EOM_BEST``
>= Better Quality
.. c:enum:: nvme_pevent_log_action
Persistent Event Log - Action
**Constants**
``NVME_PEVENT_LOG_READ``
Read Log Data
``NVME_PEVENT_LOG_EST_CTX_AND_READ``
Establish Context and Read Log Data
``NVME_PEVENT_LOG_RELEASE_CTX``
Release Context
.. c:enum:: nvme_feat_tmpthresh_thsel
Temperature Threshold - Threshold Type Select
**Constants**
``NVME_FEATURE_TEMPTHRESH_THSEL_OVER``
Over temperature threshold select
``NVME_FEATURE_TEMPTHRESH_THSEL_UNDER``
Under temperature threshold select
.. c:enum:: nvme_features_async_event_config_flags
Asynchronous Event Configuration configuration flags
**Constants**
``NVME_FEATURE_AENCFG_SMART_CRIT_SPARE``
``NVME_FEATURE_AENCFG_SMART_CRIT_TEMPERATURE``
``NVME_FEATURE_AENCFG_SMART_CRIT_DEGRADED``
``NVME_FEATURE_AENCFG_SMART_CRIT_READ_ONLY``
``NVME_FEATURE_AENCFG_SMART_CRIT_VOLATILE_BACKUP``
``NVME_FEATURE_AENCFG_SMART_CRIT_READ_ONLY_PMR``
``NVME_FEATURE_AENCFG_NOTICE_NAMESPACE_ATTRIBUTES``
``NVME_FEATURE_AENCFG_NOTICE_FIRMWARE_ACTIVATION``
``NVME_FEATURE_AENCFG_NOTICE_TELEMETRY_LOG``
``NVME_FEATURE_AENCFG_NOTICE_ANA_CHANGE``
``NVME_FEATURE_AENCFG_NOTICE_PL_EVENT``
``NVME_FEATURE_AENCFG_NOTICE_LBA_STATUS``
``NVME_FEATURE_AENCFG_NOTICE_EG_EVENT``
``NVME_FEATURE_AENCFG_NOTICE_DISCOVERY_CHANGE``
.. c:enum:: nvme_feat_plm_window_select
Predictable Latency Per NVM Set Log
**Constants**
``NVME_FEATURE_PLM_DTWIN``
Deterministic Window select
``NVME_FEATURE_PLM_NDWIN``
Non-Deterministic Window select
.. c:enum:: nvme_feat_resv_notify_flags
Reservation Notification Configuration
**Constants**
``NVME_FEAT_RESV_NOTIFY_REGPRE``
Mask Registration Preempted Notification
``NVME_FEAT_RESV_NOTIFY_RESREL``
Mask Reservation Released Notification
``NVME_FEAT_RESV_NOTIFY_RESPRE``
Mask Reservation Preempted Notification
.. c:enum:: nvme_feat_nswpcfg_state
Write Protection - Write Protection State
**Constants**
``NVME_FEAT_NS_NO_WRITE_PROTECT``
No Write Protect
``NVME_FEAT_NS_WRITE_PROTECT``
Write Protect
``NVME_FEAT_NS_WRITE_PROTECT_PWR_CYCLE``
Write Protect Until Power Cycle
``NVME_FEAT_NS_WRITE_PROTECT_PERMANENT``
Permanent Write Protect
.. c:enum:: nvme_fctype
Fabrics Command Types
**Constants**
``nvme_fabrics_type_property_set``
Property set
``nvme_fabrics_type_connect``
Connect
``nvme_fabrics_type_property_get``
Property Get
``nvme_fabrics_type_auth_send``
Authentication Send
``nvme_fabrics_type_auth_receive``
Authentication Receive
``nvme_fabrics_type_disconnect``
Disconnect
.. c:enum:: nvme_data_tfr
Data transfer direction of the command
**Constants**
``NVME_DATA_TFR_NO_DATA_TFR``
No data transfer
``NVME_DATA_TFR_HOST_TO_CTRL``
Host to controller
``NVME_DATA_TFR_CTRL_TO_HOST``
Controller to host
``NVME_DATA_TFR_BIDIRECTIONAL``
Bidirectional
.. c:enum:: nvme_io_opcode
Opcodes for I/O Commands
**Constants**
``nvme_cmd_flush``
Flush
``nvme_cmd_write``
Write
``nvme_cmd_read``
Read
``nvme_cmd_write_uncor``
Write Uncorrectable
``nvme_cmd_compare``
Compare
``nvme_cmd_write_zeroes``
write Zeros
``nvme_cmd_dsm``
Dataset Management
``nvme_cmd_verify``
Verify
``nvme_cmd_resv_register``
Reservation Register
``nvme_cmd_resv_report``
Reservation Report
``nvme_cmd_resv_acquire``
Reservation Acquire
``nvme_cmd_io_mgmt_recv``
I/O Management Receive
``nvme_cmd_resv_release``
Reservation Release
``nvme_cmd_cancel``
Cancel
``nvme_cmd_copy``
Copy
``nvme_cmd_io_mgmt_send``
I/O Management Send
``nvme_zns_cmd_mgmt_send``
Zone Management Send
``nvme_zns_cmd_mgmt_recv``
Zone Management Receive
``nvme_zns_cmd_append``
Zone Append
``nvme_cmd_fabric``
Fabric Commands
.. c:enum:: nvme_kv_opcode
Opcodes for KV Commands
**Constants**
``nvme_kv_cmd_flush``
Flush
``nvme_kv_cmd_store``
Store
``nvme_kv_cmd_retrieve``
Retrieve
``nvme_kv_cmd_list``
List
``nvme_kv_cmd_resv_register``
Reservation Register
``nvme_kv_cmd_resv_report``
Reservation Report
``nvme_kv_cmd_delete``
Delete
``nvme_kv_cmd_resv_acquire``
Reservation Acquire
``nvme_kv_cmd_exist``
Exist
``nvme_kv_cmd_resv_release``
Reservation Release
.. c:enum:: nvme_io_control_flags
I/O control flags
**Constants**
``NVME_IO_DTYPE_STREAMS``
Directive Type Streams
``NVME_IO_NSZ``
Namespace Zeroes
``NVME_IO_STC``
Storage Tag Check
``NVME_IO_DEAC``
Deallocate
``NVME_IO_ZNS_APPEND_PIREMAP``
Protection Information Remap
``NVME_IO_PRINFO_PRCHK_REF``
Protection Information Check Reference Tag
``NVME_IO_PRINFO_PRCHK_APP``
Protection Information Check Application Tag
``NVME_IO_PRINFO_PRCHK_GUARD``
Protection Information Check Guard field
``NVME_IO_PRINFO_PRACT``
Protection Information Action
``NVME_IO_FUA``
Force Unit Access
``NVME_IO_LR``
Limited Retry
.. c:enum:: nvme_io_dsm_flags
Dataset Management flags
**Constants**
``NVME_IO_DSM_FREQ_UNSPEC``
No frequency information provided
``NVME_IO_DSM_FREQ_TYPICAL``
Typical number of reads and writes
expected for this LBA range
``NVME_IO_DSM_FREQ_RARE``
Infrequent writes and infrequent
reads to the LBA range indicated
``NVME_IO_DSM_FREQ_READS``
Infrequent writes and frequent
reads to the LBA range indicated
``NVME_IO_DSM_FREQ_WRITES``
Frequent writes and infrequent
reads to the LBA range indicated
``NVME_IO_DSM_FREQ_RW``
Frequent writes and frequent reads
to the LBA range indicated
``NVME_IO_DSM_FREQ_ONCE``
``NVME_IO_DSM_FREQ_PREFETCH``
``NVME_IO_DSM_FREQ_TEMP``
``NVME_IO_DSM_LATENCY_NONE``
No latency information provided
``NVME_IO_DSM_LATENCY_IDLE``
Longer latency acceptable
``NVME_IO_DSM_LATENCY_NORM``
Typical latency
``NVME_IO_DSM_LATENCY_LOW``
Smallest possible latency
``NVME_IO_DSM_SEQ_REQ``
``NVME_IO_DSM_COMPRESSED``
.. c:enum:: nvme_dsm_attributes
Dataset Management attributes
**Constants**
``NVME_DSMGMT_IDR``
Attribute -Integral Dataset for Read
``NVME_DSMGMT_IDW``
Attribute - Integral Dataset for Write
``NVME_DSMGMT_AD``
Attribute - Deallocate
.. c:enum:: nvme_resv_rtype
Reservation Type Encoding
**Constants**
``NVME_RESERVATION_RTYPE_WE``
Write Exclusive Reservation
``NVME_RESERVATION_RTYPE_EA``
Exclusive Access Reservation
``NVME_RESERVATION_RTYPE_WERO``
Write Exclusive - Registrants Only Reservation
``NVME_RESERVATION_RTYPE_EARO``
Exclusive Access - Registrants Only Reservation
``NVME_RESERVATION_RTYPE_WEAR``
Write Exclusive - All Registrants Reservation
``NVME_RESERVATION_RTYPE_EAAR``
Exclusive Access - All Registrants Reservation
.. c:enum:: nvme_resv_racqa
Reservation Acquire - Reservation Acquire Action
**Constants**
``NVME_RESERVATION_RACQA_ACQUIRE``
Acquire
``NVME_RESERVATION_RACQA_PREEMPT``
Preempt
``NVME_RESERVATION_RACQA_PREEMPT_AND_ABORT``
Preempt and Abort
.. c:enum:: nvme_resv_rrega
Reservation Register - Reservation Register Action
**Constants**
``NVME_RESERVATION_RREGA_REGISTER_KEY``
Register Reservation Key
``NVME_RESERVATION_RREGA_UNREGISTER_KEY``
Unregister Reservation Key
``NVME_RESERVATION_RREGA_REPLACE_KEY``
Replace Reservation Key
.. c:enum:: nvme_resv_cptpl
Reservation Register - Change Persist Through Power Loss State
**Constants**
``NVME_RESERVATION_CPTPL_NO_CHANGE``
No change to PTPL state
``NVME_RESERVATION_CPTPL_CLEAR``
Reservations are released and
registrants are cleared on a power on
``NVME_RESERVATION_CPTPL_PERSIST``
Reservations and registrants persist
across a power loss
.. c:enum:: nvme_resv_rrela
Reservation Release - Reservation Release Action
**Constants**
``NVME_RESERVATION_RRELA_RELEASE``
Release
``NVME_RESERVATION_RRELA_CLEAR``
Clear
.. c:enum:: nvme_zns_send_action
Zone Management Send - Zone Send Action
**Constants**
``NVME_ZNS_ZSA_CLOSE``
Close Zone
``NVME_ZNS_ZSA_FINISH``
Finish Zone
``NVME_ZNS_ZSA_OPEN``
Open Zone
``NVME_ZNS_ZSA_RESET``
Reset Zone
``NVME_ZNS_ZSA_OFFLINE``
Offline Zone
``NVME_ZNS_ZSA_SET_DESC_EXT``
Set Zone Descriptor Extension
``NVME_ZNS_ZSA_ZRWA_FLUSH``
Flush
.. c:enum:: nvme_zns_recv_action
Zone Management Receive - Zone Receive Action Specific Features
**Constants**
``NVME_ZNS_ZRA_REPORT_ZONES``
Report Zones
``NVME_ZNS_ZRA_EXTENDED_REPORT_ZONES``
Extended Report Zones
.. c:enum:: nvme_zns_report_options
Zone Management Receive - Zone Receive Action Specific Field
**Constants**
``NVME_ZNS_ZRAS_REPORT_ALL``
List all zones
``NVME_ZNS_ZRAS_REPORT_EMPTY``
List the zones in the ZSE:Empty state
``NVME_ZNS_ZRAS_REPORT_IMPL_OPENED``
List the zones in the ZSIO:Implicitly Opened state
``NVME_ZNS_ZRAS_REPORT_EXPL_OPENED``
List the zones in the ZSEO:Explicitly Opened state
``NVME_ZNS_ZRAS_REPORT_CLOSED``
List the zones in the ZSC:Closed state
``NVME_ZNS_ZRAS_REPORT_FULL``
List the zones in the ZSF:Full state
``NVME_ZNS_ZRAS_REPORT_READ_ONLY``
List the zones in the ZSRO:Read Only state
``NVME_ZNS_ZRAS_REPORT_OFFLINE``
List the zones in the ZSO:Offline state
.. c:enum:: nvme_io_mgmt_recv_mo
I/O Management Receive - Management Operation
**Constants**
``NVME_IO_MGMT_RECV_RUH_STATUS``
Reclaim Unit Handle Status
.. c:enum:: nvme_io_mgmt_send_mo
I/O Management Send - Management Operation
**Constants**
``NVME_IO_MGMT_SEND_RUH_UPDATE``
Reclaim Unit Handle Update
.. c:struct:: nvme_ns_mgmt_host_sw_specified
Namespace management Host Software Specified Fields.
**Definition**
::
struct nvme_ns_mgmt_host_sw_specified {
__le64 nsze;
__le64 ncap;
__u8 rsvd16[10];
__u8 flbas;
__u8 rsvd27[2];
__u8 dps;
__u8 nmic;
__u8 rsvd31[61];
__le32 anagrpid;
__u8 rsvd96[4];
__le16 nvmsetid;
__le16 endgid;
__u8 rsvd104[280];
__le64 lbstm;
__le16 nphndls;
__u8 rsvd394[105];
union {
__u8 rsvd499[13];
struct {
__u8 znsco;
__le32 rar;
__le32 ror;
__le32 rnumzrwa;
} zns;
};
__le16 phndl[128];
__u8 rsvd768[3328];
};
**Members**
``nsze``
Namespace Size indicates the total size of the namespace in
logical blocks. The number of logical blocks is based on the
formatted LBA size.
``ncap``
Namespace Capacity indicates the maximum number of logical blocks
that may be allocated in the namespace at any point in time. The
number of logical blocks is based on the formatted LBA size.
``rsvd16``
Reserved
``flbas``
Formatted LBA Size, see :c:type:`enum nvme_id_ns_flbas <nvme_id_ns_flbas>`.
``rsvd27``
Reserved
``dps``
End-to-end Data Protection Type Settings, see
:c:type:`enum nvme_id_ns_dps <nvme_id_ns_dps>`.
``nmic``
Namespace Multi-path I/O and Namespace Sharing Capabilities, see
:c:type:`enum nvme_id_ns_nmic <nvme_id_ns_nmic>`.
``rsvd31``
Reserved
``anagrpid``
ANA Group Identifier indicates the ANA Group Identifier of the
ANA group of which the namespace is a member.
``rsvd96``
Reserved
``nvmsetid``
NVM Set Identifier indicates the NVM Set with which this
namespace is associated.
``endgid``
Endurance Group Identifier indicates the Endurance Group with
which this namespace is associated.
``rsvd104``
Reserved
``lbstm``
Logical Block Storage Tag Mask Identifies the mask for the
Storage Tag field for the protection information
``nphndls``
Number of Placement Handles specifies the number of Placement
Handles included in the Placement Handle List
``rsvd394``
Reserved
``{unnamed_union}``
anonymous
``rsvd499``
Reserved for I/O Command Sets that extend this specification.
``zns``
rsvd499( Zoned Namespace Command Set specific field )
``phndl``
Placement Handle Associated RUH : This field specifies the Reclaim
Unit Handle Identifier to be associated with the Placement Handle
value. If the Flexible Data Placement capability is not supported or
not enabled in specified Endurance Group, then the controller shall
ignore this field.
``rsvd768``
Reserved
.. c:enum:: nvme_lm_cdq_fields
Controller Data Queue command fields
**Constants**
``NVME_LM_CDQ_MOS_SHIFT``
Shift to set Management Operation Specific (MOS) field
``NVME_LM_CDQ_MOS_MASK``
Mask to set MOS field
``NVME_LM_CDQ_SEL_SHIFT``
Shift to set Select (SEL) field
``NVME_LM_CDQ_SEL_MASK``
Mask to set SEL field
``NVME_LM_SEL_CREATE_CDQ``
Create CDQ select option
``NVME_LM_SEL_DELETE_CDQ``
Delete CDQ select option
``NVME_LM_QT_SHIFT``
Shift amount to set Queue Type (QT) field relative to MOS
``NVME_LM_QT_MASK``
Mask to set QT field relative to MOS
``NVME_LM_QT_USER_DATA_MIGRATION_QUEUE``
User Data Migration Queue type
``NVME_LM_CREATE_CDQ_PC``
Physically Contiguous (PC)
``NVME_LM_CREATE_CDQ_CNTLID_SHIFT``
Shift amount to set CNTLID field relative to MOS
``NVME_LM_CREATE_CDQ_CNTLID_MASK``
Mask to set CNTLID field relative to MOS
``NVME_LM_DELETE_CDQ_CDQID_SHIFT``
Shift amount to set CDQID field for deletion
``NVME_LM_DELETE_CDQ_CDQID_MASK``
Mask to set CDQID field for deletion
``NVME_LM_CREATE_CDQ_CDQID_SHIFT``
Shift amount to get CDQID field from Create response in
completion dword0
``NVME_LM_CREATE_CDQ_CDQID_MASK``
Mask to get CNTLID field from Create response in
completion dword0
.. c:enum:: nvme_lm_track_send_fields
Track Send command fields
**Constants**
``NVME_LM_TRACK_SEND_MOS_SHIFT``
Shift to set Management Operation Specific (MOS) field
``NVME_LM_TRACK_SEND_MOS_MASK``
Mask to set MOS field
``NVME_LM_TRACK_SEND_SEL_SHIFT``
Shift to set Select (SEL) field
``NVME_LM_TRACK_SEND_SEL_MASK``
Mask to set SEL field
``NVME_LM_SEL_LOG_USER_DATA_CHANGES``
Log User Data Changes select option
``NVME_LM_SEL_TRACK_MEMORY_CHANGES``
Track Memory Changes select option
``NVME_LM_LACT_SHIFT``
Shift to set Logging Action (LACT) relative to MOS
``NVME_LM_LACT_MASK``
Mask to set LACT relative to MOS
``NVME_LM_LACT_STOP_LOGGING``
The controller shall stop logging user data changes to
namespaces attached to the controller associated with the
User Data Migration Queue specified in the CDQ ID.
``NVME_LM_LACT_START_LOGGING``
The controller shall start logging user data changes to
namespaces attached to the controller associated with the
User Data Migration Queue into that User Data Migration
Queue where those user data changes are caused by the
controller associated with that User Data Migration Queue
processing commands.
.. c:enum:: nvme_lm_migration_send_fields
Migration Send command fields
**Constants**
``NVME_LM_MIGRATION_SEND_MOS_SHIFT``
Shift to set Management Operation Specific (MOS)
field
``NVME_LM_MIGRATION_SEND_MOS_MASK``
Mask to set MOS field
``NVME_LM_MIGRATION_SEND_SEL_SHIFT``
Shift amount to set Select (SEL) field
``NVME_LM_MIGRATION_SEND_SEL_MASK``
Mask to set SEL field
``NVME_LM_SEL_SUSPEND``
Migration Send - Suspend
``NVME_LM_SEL_RESUME``
Migration Send - Resume
``NVME_LM_SEL_SET_CONTROLLER_STATE``
Migration Send - Set Controller State
``NVME_LM_MIGRATION_SEND_UIDX_SHIFT``
Shift to set UUID Index (UIDX)
``NVME_LM_MIGRATION_SEND_UIDX_MASK``
Mask to set UIDX
``NVME_LM_DUDMQ``
Delete User Data Migration Queue
``NVME_LM_STYPE_SHIFT``
Shift amount to set Suspend Type (STYPE)
``NVME_LM_STYPE_MASK``
Mask to set STYPE
``NVME_LM_STYPE_SUSPEND_NOTIFICATION``
Suspend Notification - The specified controller is
going to be suspended in the future with a
subsequent Migration Send command
``NVME_LM_STYPE_SUSPEND``
Suspend - Suspend the controller
``NVME_LM_SUSPEND_CNTLID_SHIFT``
Shift amount to set Controller ID (CNTLID) when SEL
is Suspend
``NVME_LM_SUSPEND_CNTLID_MASK``
Mask to set CNTLID with SEL Suspend
``NVME_LM_RESUME_CNTLID_SHIFT``
Shift amount to set Controller ID (CNTLID) when SEL
is Resume
``NVME_LM_RESUME_CNTLID_MASK``
Mask to set CNTLID when SEL is Resume
``NVME_LM_SEQIND_SHIFT``
Shift amount to set Sequence Indicator (SEQIND)
field relative to MOS
``NVME_LM_SEQIND_MASK``
Mask to set SEQIND field relative to MOS
``NVME_LM_SEQIND_NOT_FIRST_NOT_LAST``
This command is not the first or last of a sequence
of two or more Migration Send commands with this
management operation used to transfer the controller
state from host to controller
``NVME_LM_SEQIND_FIRST``
This command is the first of a sequence of two or
more Migration Send commands
``NVME_LM_SEQIND_LAST``
This command is the last command of a sequence of
two or more Migration Send commands
``NVME_LM_SEQIND_ENTIRE``
This Migration Send command is the only command and
contains the entire controller state for this
management operation
``NVME_LM_SET_CONTROLLER_STATE_CSUUIDI_SHIFT``
Shift amount to set Controller State UUID Index
(CSUUIDI)
``NVME_LM_SET_CONTROLLER_STATE_CSUUIDI_MASK``
Mask to set CSUUIDI
``NVME_LM_SET_CONTROLLER_STATE_CSVI_SHIFT``
Shift amount to set Controller State Version Index
(CSVI)
``NVME_LM_SET_CONTROLLER_STATE_CSVI_MASK``
Mask to set CSVI
``NVME_LM_SET_CONTROLLER_STATE_CNTLID_SHIFT``
Shift amount to set Controller ID (CNTLID) when SEL
is Set Controller State
``NVME_LM_SET_CONTROLLER_STATE_CNTLID_MASK``
Mask to set CNTLID when SEL is Set Controller State
.. c:enum:: nvme_lm_migration_recv_fields
Migration Receive command fields
**Constants**
``NVME_LM_MIGRATION_RECV_MOS_SHIFT``
Shift amount to set Management Specific Operation
(MOS) field
``NVME_LM_MIGRATION_RECV_MOS_MASK``
Mask to set MOS field
``NVME_LM_MIGRATION_RECV_SEL_SHIFT``
Shift amount to set Select (SEL) field
``NVME_LM_MIGRATION_RECV_SEL_MASK``
Mask to set SEL field
``NVME_LM_SEL_GET_CONTROLLER_STATE``
Get Controller State select option
``NVME_LM_MIGRATION_RECV_UIDX_SHIFT``
Shift to set UUID Index (UIDX)
``NVME_LM_MIGRATION_RECV_UIDX_MASK``
Mask to set UIDX
``NVME_LM_GET_CONTROLLER_STATE_CSVI_SHIFT``
Shift amount to set Controller State Version Index
(CSVI) relative to MOS
``NVME_LM_GET_CONTROLLER_STATE_CSVI_MASK``
Mask to set CSVI relative to MOS
``NVME_LM_GET_CONTROLLER_STATE_CSUIDXP_SHIFT``
Shift amount to set Controller State UUID Index
Parameter (CSUIDXP)
``NVME_LM_GET_CONTROLLER_STATE_CSUIDXP_MASK``
Mask to set CSUIDXP
``NVME_LM_GET_CONTROLLER_STATE_CSUUIDI_SHIFT``
Shift amount to set Controller State UUID Index
(CSUUIDI)
``NVME_LM_GET_CONTROLLER_STATE_CSUUIDI_MASK``
Mask to set CSUUIDI
``NVME_LM_GET_CONTROLLER_STATE_CNTLID_SHIFT``
Shift amount to set Controller ID (CNTLID)
``NVME_LM_GET_CONTROLLER_STATE_CNTLID_MASK``
Mask to set CNTLID
``NVME_LM_GET_CONTROLLER_STATE_CSUP``
Controller Suspended
.. c:struct:: nvme_lm_io_submission_queue_data
I/O Submission Queue data structure. Fields related to the contents of Create I/O Submission Queue command that created an I/O Submission Queue.
**Definition**
::
struct nvme_lm_io_submission_queue_data {
__le64 iosqprp1;
__le16 iosqqsize;
__le16 iosqqid;
__le16 iosqcqid;
__le16 iosqa;
__le16 iosqhp;
__le16 iosqtp;
__u8 rsvd20[4];
};
**Members**
``iosqprp1``
I/O Submission PRP Entry 1 (IOSQPRP1)
``iosqqsize``
I/O Submission Queue Size (IOSQQSIZE)
``iosqqid``
I/O Submission Queue Identifier (IOSQQID)
``iosqcqid``
I/O Completion Queue Identifier (IOSQCQID)
``iosqa``
I/O Submission Queue Attributes (IOSQA)
``iosqhp``
I/O Submission Queue Head Pointer (IOSQHP)
``iosqtp``
I/O Submission Queue Tail Pointer (IOSQTP)
``rsvd20``
Reserved
.. c:struct:: nvme_lm_io_completion_queue_data
I/O Completion Queue data structure. Fields related to the contents of Create I/O Completion Queue command that created an I/O Completion Queue.
**Definition**
::
struct nvme_lm_io_completion_queue_data {
__le64 iocqprp1;
__le16 iocqqsize;
__le16 iocqqid;
__le16 iocqhp;
__le16 iocqtp;
__le32 iocqa;
__u8 rsvd20[4];
};
**Members**
``iocqprp1``
I/O Completion Queue PRP Entry 1 (IOCQPRP1)
``iocqqsize``
I/O Completion Queue Size (IOCQQSIZE)
``iocqqid``
I/O Completion Queue Identifier (IOCQQID)
``iocqhp``
I/O Completion Queue Head Pointer (IOCQHP)
``iocqtp``
I/O Completion Queue Tail Pointer (IOCQTP)
``iocqa``
I/O Completion Queue Attributes (IOCQA)
``rsvd20``
Reserved
.. c:struct:: nvme_lm_nvme_controller_state_data_header
Controller State data structure header
**Definition**
::
struct nvme_lm_nvme_controller_state_data_header {
__le16 ver;
__le16 niosq;
__le16 niocq;
__le16 rsvd6;
};
**Members**
``ver``
The version of this data structure.
``niosq``
The number of I/O Submission Queues contained in this data structure.
``niocq``
The number of I/O Completion Queues contained in this data structure.
``rsvd6``
Reserved
.. c:struct:: nvme_lm_nvme_controller_state_data
NVMe Controller State data structure describes the state of a NVMe Controller's I/O Submission and I/O Completion queues
**Definition**
::
struct nvme_lm_nvme_controller_state_data {
struct nvme_lm_nvme_controller_state_data_header hdr;
union {
struct nvme_lm_io_submission_queue_data sqs[0];
struct nvme_lm_io_completion_queue_data cqs[0];
};
};
**Members**
``hdr``
Header
``{unnamed_union}``
anonymous
``sqs``
I/O Submission Queue list
``cqs``
I/O Completion Queue list
.. c:struct:: nvme_lm_controller_state_data_header
Controller State data header structure describes the contents of the Controller State data
**Definition**
::
struct nvme_lm_controller_state_data_header {
__le16 ver;
__u8 csattr;
__u8 rsvd3[13];
__u8 nvmecss[16];
__u8 vss[16];
};
**Members**
``ver``
Version of this data structure
``csattr``
Controller state attributes
``rsvd3``
Reserved
``nvmecss``
NVMe Controller state size in dwords
``vss``
Vendor specific size in dowrds
.. c:struct:: nvme_lm_controller_state_data
Controller State data structure contains data on the controller's state.
**Definition**
::
struct nvme_lm_controller_state_data {
struct nvme_lm_controller_state_data_header hdr;
struct nvme_lm_nvme_controller_state_data data;
};
**Members**
``hdr``
Header
``data``
Data
.. c:enum:: nvme_lm_queue_attributes
I/O Submission and I/O Completion Queue Attributes
**Constants**
``NVME_LM_IOSQPC_MASK``
Mask to get the Physically Contiguous (PC) bit for this I/O
submission queue.
``NVME_LM_IOSQPC_SHIFT``
Shift to get the PC bit for this I/O submission queue
``NVME_LM_IOSQPRIO_MASK``
Mask to get the Priority for this I/O submission queue.
``NVME_LM_IOSQPRIO_SHIFT``
Shift to get the Priority for this I/O submission queue.
``NVME_LM_IOCQPC_MASK``
Mask to get the Physicaly Contiguous (PC) bit for this I/O
completion queue.
``NVME_LM_IOCQPC_SHIFT``
Shift to get the PC bit for this I/O completion queue.
``NVME_LM_IOCQIEN_MASK``
Mask to get the Interrupts Enabled bit for this I/O completion
queue
``NVME_LM_IOCQIEN_SHIFT``
Shift to get the Interrupts Enabled bit for this I/O completion
``NVME_LM_S0PT_MASK``
Mask to get the value of the Phase Tag bit for Slot 0 of this I/O
completion queue.
``NVME_LM_S0PT_SHIFT``
Shift to get the value of the Phase Tag bit for Slot 0 of this I/O
completion queue.
``NVME_LM_IOCQIV_MASK``
Mask to get the Interrupt Vector (IV) for this I/O completion
queue.
``NVME_LM_IOCQIV_SHIFT``
Shift to get the IV for this I/O completion queue.
.. c:enum:: nvme_lm_ctrl_data_queue_fid
Controller Data Queue - Set Feature
**Constants**
``NVME_LM_CTRL_DATA_QUEUE_ETPT_MASK``
Mask to set Enable Tail Pointer Trigger (ETPT)
``NVME_LM_CTRL_DATA_QUEUE_ETPT_SHIFT``
Shift to set ETPT
.. c:struct:: nvme_lm_ctrl_data_queue_fid_data
Get Controller Data Queue feature data
**Definition**
::
struct nvme_lm_ctrl_data_queue_fid_data {
__le32 hp;
__le32 tpt;
};
**Members**
``hp``
Head Pointer
``tpt``
Tail Pointer Trigger
|