1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
|
/*
* \file trc_core_arch_map.cpp
* \brief OpenCSD : Map core names to architecture profiles
*
* \copyright Copyright (c) 2015, ARM Limited. All Rights Reserved.
*/
/*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3. Neither the name of the copyright holder nor the names of its contributors
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 'AS IS' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include "common/trc_core_arch_map.h"
typedef struct _ap_map_elements {
const char *name;
ocsd_arch_profile_t ap;
} ap_map_elem_t;
static ap_map_elem_t ap_map_array[] =
{
{ "Cortex-A77", { ARCH_V8r3, profile_CortexA } },
{ "Cortex-A76", { ARCH_V8r3, profile_CortexA } },
{ "Cortex-A75", { ARCH_V8r3, profile_CortexA } },
{ "Cortex-A73", { ARCH_V8, profile_CortexA } },
{ "Cortex-A72", { ARCH_V8, profile_CortexA } },
{ "Cortex-A65", { ARCH_V8r3, profile_CortexA } },
{ "Cortex-A57", { ARCH_V8, profile_CortexA } },
{ "Cortex-A55", { ARCH_V8r3, profile_CortexA } },
{ "Cortex-A53", { ARCH_V8, profile_CortexA } },
{ "Cortex-A35", { ARCH_V8, profile_CortexA } },
{ "Cortex-A32", { ARCH_V8, profile_CortexA } },
{ "Cortex-A17", { ARCH_V7, profile_CortexA } },
{ "Cortex-A15", { ARCH_V7, profile_CortexA } },
{ "Cortex-A12", { ARCH_V7, profile_CortexA } },
{ "Cortex-A9", { ARCH_V7, profile_CortexA } },
{ "Cortex-A8", { ARCH_V7, profile_CortexA } },
{ "Cortex-A7", { ARCH_V7, profile_CortexA } },
{ "Cortex-A5", { ARCH_V7, profile_CortexA } },
{ "Cortex-R52", { ARCH_V8, profile_CortexR } },
{ "Cortex-R8", { ARCH_V7, profile_CortexR } },
{ "Cortex-R7", { ARCH_V7, profile_CortexR } },
{ "Cortex-R5", { ARCH_V7, profile_CortexR } },
{ "Cortex-R4", { ARCH_V7, profile_CortexR } },
{ "Cortex-M33", { ARCH_V8, profile_CortexM } },
{ "Cortex-M23", { ARCH_V8, profile_CortexM } },
{ "Cortex-M0", { ARCH_V7, profile_CortexM } },
{ "Cortex-M0+", { ARCH_V7, profile_CortexM } },
{ "Cortex-M3", { ARCH_V7, profile_CortexM } },
{ "Cortex-M4", { ARCH_V7, profile_CortexM } }
};
CoreArchProfileMap::CoreArchProfileMap()
{
unsigned i;
for (i = 0; i < sizeof(ap_map_array) / sizeof(_ap_map_elements); i++)
{
core_profiles[ap_map_array[i].name] = ap_map_array[i].ap;
}
}
ocsd_arch_profile_t CoreArchProfileMap::getArchProfile(const std::string &coreName)
{
ocsd_arch_profile_t ap = { ARCH_UNKNOWN, profile_Unknown };
bool bFound = false;
std::map<std::string, ocsd_arch_profile_t>::const_iterator it;
/* match against the core name map. */
it = core_profiles.find(coreName);
if (it != core_profiles.end())
{
ap = it->second;
bFound = true;
}
/* try a pattern match on core name - pick up ARMvM[.m]-P and ARM-{aa|AA}64[-P] */
if (!bFound)
ap = getPatternMatchCoreName(coreName);
return ap;
}
ocsd_arch_profile_t CoreArchProfileMap::getPatternMatchCoreName(const std::string &coreName)
{
ocsd_arch_profile_t ap = { ARCH_UNKNOWN, profile_Unknown };
size_t pos;
/* look for ARMvM[.m]-P */
pos = coreName.find("ARMv");
if (pos == 0)
{
int majver = coreName[4] - '0';
int minver = 0;
int dotoffset = 0;
pos = coreName.find_first_of(".");
if (pos == 5) {
minver = coreName[6] - '0';
dotoffset = 2;
}
else if (pos != std::string::npos)
return ap;
if (majver == 7)
ap.arch = ARCH_V7;
else if (majver >= 8) {
ap.arch = ARCH_AA64; /* default to 8.3+*/
if (majver == 8) {
if (minver < 3)
ap.arch = ARCH_V8;
else if (minver == 3)
ap.arch = ARCH_V8r3;
}
}
else
return ap; /* no valid version - return unknown */
if (coreName.find_first_of("-", 4) == (size_t)(5 + dotoffset)) {
int profile_idx = 6 + dotoffset;
if (coreName[profile_idx] == 'A')
ap.profile = profile_CortexA;
else if (coreName[profile_idx] == 'R')
ap.profile = profile_CortexR;
else if (coreName[profile_idx] == 'M')
ap.profile = profile_CortexM;
else
ap.arch = ARCH_UNKNOWN; /*reset arch, return unknown*/
}
else
ap.arch = ARCH_UNKNOWN; /*reset arch, return unknown*/
return ap;
}
/* look for ARM-{AA|aa}64[-P] */
pos = coreName.find("ARM-");
if (pos == 0)
{
pos = coreName.find("aa64");
if (pos != 4)
pos = coreName.find("AA64");
if (pos == 4)
{
ap.arch = ARCH_AA64;
ap.profile = profile_CortexA;
if (coreName.find_first_of("-", 7) == 8) {
if (coreName[9] == 'R')
ap.profile = profile_CortexR;
else if (coreName[9] == 'M')
ap.profile = profile_CortexM;
}
}
}
return ap;
}
/* End of File trc_core_arch_map.cpp */
|
