1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758
|
// SPDX-FileCopyrightText: 1991-1994 by Xerox Corporation. All rights reserved.
// SPDX-FileCopyrightText: 1996-1999 by Silicon Graphics. All rights reserved.
// SPDX-FileCopyrightText: 1999-2004 Hewlett-Packard Development Company, L.P.
// SPDX-FileCopyrightText: 2009 Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
// SPDX-FileCopyrightText: 2010 Paolo Bonzini
//
// SPDX-License-Identifier: LicenseRef-Boehm-GC
/*
* Generic uatomic implementation based on GCC __sync built-in functions or the
* newer __atomic built-ins if the compiler supports C11.
*/
#ifndef _URCU_UATOMIC_GENERIC_H
#define _URCU_UATOMIC_GENERIC_H
/*
* Code inspired from libuatomic_ops-1.2, inherited in part from the
* Boehm-Demers-Weiser conservative garbage collector.
*/
#include <stdint.h>
#include <stdlib.h>
#include <urcu/compiler.h>
#include <urcu/system.h>
#include <urcu/uatomic/uassert.h>
#ifdef __cplusplus
extern "C" {
#endif
/*
* Can be defined for the architecture.
*
* What needs to be emitted _before_ the `operation' with memory ordering `mo'.
*/
#ifndef _cmm_compat_c11_smp_mb__before_mo
# define _cmm_compat_c11_smp_mb__before_mo(operation, mo) \
do { \
switch (mo) { \
case CMM_SEQ_CST_FENCE: \
case CMM_SEQ_CST: \
case CMM_ACQ_REL: \
case CMM_RELEASE: \
cmm_smp_mb(); \
break; \
case CMM_ACQUIRE: \
case CMM_CONSUME: \
case CMM_RELAXED: \
break; \
default: \
abort(); \
break; \
\
} \
} while(0)
#endif /* _cmm_compat_c11_smp_mb__before_mo */
/*
* Can be defined for the architecture.
*
* What needs to be emitted _after_ the `operation' with memory ordering `mo'.
*/
#ifndef _cmm_compat_c11_smp_mb__after_mo
# define _cmm_compat_c11_smp_mb__after_mo(operation, mo) \
do { \
switch (mo) { \
case CMM_SEQ_CST_FENCE: \
case CMM_SEQ_CST: \
case CMM_ACQUIRE: \
case CMM_CONSUME: \
case CMM_ACQ_REL: \
cmm_smp_mb(); \
break; \
case CMM_RELEASE: \
case CMM_RELAXED: \
break; \
default: \
abort(); \
break; \
\
} \
} while(0)
#endif /* _cmm_compat_c11_smp_mb__after_mo */
/*
* If the toolchain supports the C11 memory model, then it is safe to implement
* `uatomic_store_mo()' in term of __atomic builtins. This has the effect of
* reducing the number of emitted memory barriers except for the
* CMM_SEQ_CST_FENCE memory order.
*/
#ifndef uatomic_store_mo
# ifdef _CMM_TOOLCHAIN_SUPPORT_C11_MM
# define uatomic_store_mo(addr, v, mo) \
do { \
_cmm_static_assert__atomic_lf(sizeof(*(addr))); \
__atomic_store_n(cmm_cast_volatile(addr), v, \
cmm_to_c11(mo)); \
cmm_seq_cst_fence_after_atomic(mo); \
} while (0)
# else
# define uatomic_store_mo(addr, v, mo) \
do { \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_cmm_compat_c11_smp_mb__before_mo(uatomic_store, mo); \
(void) CMM_STORE_SHARED(*(addr), v); \
_cmm_compat_c11_smp_mb__after_mo(uatomic_store, mo); \
} while (0)
# endif /* _CMM_TOOLCHAIN_SUPPORT_C11_MM */
#endif /* !uatomic_store */
/*
* If the toolchain supports the C11 memory model, then it is safe to implement
* `uatomic_load_mo()' in term of __atomic builtins. This has the effect of
* reducing the number of emitted memory barriers except for the
* CMM_SEQ_CST_FENCE memory order.
*/
#ifndef uatomic_load_mo
# ifdef _CMM_TOOLCHAIN_SUPPORT_C11_MM
# define uatomic_load_mo(addr, mo) \
__extension__ \
({ \
_cmm_static_assert__atomic_lf(sizeof(*(addr))); \
__typeof__(*(addr)) _value = \
__atomic_load_n(cmm_cast_volatile(addr), \
cmm_to_c11(mo)); \
cmm_seq_cst_fence_after_atomic(mo); \
\
_value; \
})
# else
# define uatomic_load_mo(addr, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_cmm_compat_c11_smp_mb__before_mo(uatomic_load, mo); \
__typeof__(*(addr)) _rcu_value = CMM_LOAD_SHARED(*(addr)); \
_cmm_compat_c11_smp_mb__after_mo(uatomic_load, mo); \
\
_rcu_value; \
})
# endif /* _CMM_TOOLCHAIN_SUPPORT_C11_MM */
#endif /* !uatomic_load */
/*
* NOTE: All RMW operations are implemented using the `__sync' builtins. All
* builtins used are documented to be considered a "full barrier". Therefore,
* for RMW operations, nothing is emitted for any memory order.
*/
/* uatomic_cmpxchg_mo */
#ifndef uatomic_cmpxchg_mo
static inline __attribute__((__always_inline__))
unsigned long _uatomic_cmpxchg(void *addr, unsigned long old,
unsigned long _new, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
return __sync_val_compare_and_swap_1((uint8_t *) addr, old,
_new);
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
return __sync_val_compare_and_swap_2((uint16_t *) addr, old,
_new);
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
return __sync_val_compare_and_swap_4((uint32_t *) addr, old,
_new);
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
return __sync_val_compare_and_swap_8((uint64_t *) addr, old,
_new);
#endif
}
return 0;
}
#define uatomic_cmpxchg_mo(addr, old, _new, mos, mof) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
(__typeof__(*(addr))) _uatomic_cmpxchg((addr), \
caa_cast_long_keep_sign(old), \
caa_cast_long_keep_sign(_new), \
sizeof(*(addr))); \
})
/* uatomic_and_mo */
#ifndef uatomic_and_mo
static inline __attribute__((__always_inline__))
void _uatomic_and(void *addr, unsigned long val,
int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
__sync_and_and_fetch_1((uint8_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
__sync_and_and_fetch_2((uint16_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
__sync_and_and_fetch_4((uint32_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
__sync_and_and_fetch_8((uint64_t *) addr, val);
return;
#endif
}
}
#define uatomic_and_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_uatomic_and((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#define cmm_smp_mb__before_uatomic_and() cmm_barrier()
#define cmm_smp_mb__after_uatomic_and() cmm_barrier()
#endif
/* uatomic_or_mo */
#ifndef uatomic_or_mo
static inline __attribute__((__always_inline__))
void _uatomic_or(void *addr, unsigned long val,
int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
__sync_or_and_fetch_1((uint8_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
__sync_or_and_fetch_2((uint16_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
__sync_or_and_fetch_4((uint32_t *) addr, val);
return;
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
__sync_or_and_fetch_8((uint64_t *) addr, val);
return;
#endif
}
return;
}
#define uatomic_or_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_uatomic_or((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#define cmm_smp_mb__before_uatomic_or() cmm_barrier()
#define cmm_smp_mb__after_uatomic_or() cmm_barrier()
#endif
/* uatomic_add_return_mo */
#ifndef uatomic_add_return_mo
static inline __attribute__((__always_inline__))
unsigned long _uatomic_add_return(void *addr, unsigned long val,
int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
return __sync_add_and_fetch_1((uint8_t *) addr, val);
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
return __sync_add_and_fetch_2((uint16_t *) addr, val);
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
return __sync_add_and_fetch_4((uint32_t *) addr, val);
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
return __sync_add_and_fetch_8((uint64_t *) addr, val);
#endif
}
return 0;
}
#define uatomic_add_return_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
(__typeof__(*(addr))) _uatomic_add_return((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#endif /* #ifndef uatomic_add_return */
#ifndef uatomic_xchg_mo
/* xchg */
static inline __attribute__((__always_inline__))
unsigned long _uatomic_exchange(void *addr, unsigned long val, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
{
uint8_t old;
do {
old = uatomic_read((uint8_t *) addr);
} while (!__sync_bool_compare_and_swap_1((uint8_t *) addr,
old, val));
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
{
uint16_t old;
do {
old = uatomic_read((uint16_t *) addr);
} while (!__sync_bool_compare_and_swap_2((uint16_t *) addr,
old, val));
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
{
uint32_t old;
do {
old = uatomic_read((uint32_t *) addr);
} while (!__sync_bool_compare_and_swap_4((uint32_t *) addr,
old, val));
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
{
uint64_t old;
do {
old = uatomic_read((uint64_t *) addr);
} while (!__sync_bool_compare_and_swap_8((uint64_t *) addr,
old, val));
return old;
}
#endif
}
return 0;
}
#define uatomic_xchg_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
(__typeof__(*(addr))) _uatomic_exchange((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#endif /* #ifndef uatomic_xchg_mo */
#else /* #ifndef uatomic_cmpxchg_mo */
#ifndef uatomic_and_mo
/* uatomic_and_mo */
static inline __attribute__((__always_inline__))
void _uatomic_and(void *addr, unsigned long val, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
{
uint8_t old, oldt;
oldt = uatomic_read((uint8_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old & val, 1);
} while (oldt != old);
return;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
{
uint16_t old, oldt;
oldt = uatomic_read((uint16_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old & val, 2);
} while (oldt != old);
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
{
uint32_t old, oldt;
oldt = uatomic_read((uint32_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old & val, 4);
} while (oldt != old);
return;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
{
uint64_t old, oldt;
oldt = uatomic_read((uint64_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old & val, 8);
} while (oldt != old);
return;
}
#endif
}
}
#define uatomic_and_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_uatomic_and((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#define cmm_smp_mb__before_uatomic_and() cmm_barrier()
#define cmm_smp_mb__after_uatomic_and() cmm_barrier()
#endif /* #ifndef uatomic_and_mo */
#ifndef uatomic_or_mo
/* uatomic_or_mo */
static inline __attribute__((__always_inline__))
void _uatomic_or(void *addr, unsigned long val, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
{
uint8_t old, oldt;
oldt = uatomic_read((uint8_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old | val, 1);
} while (oldt != old);
return;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
{
uint16_t old, oldt;
oldt = uatomic_read((uint16_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old | val, 2);
} while (oldt != old);
return;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
{
uint32_t old, oldt;
oldt = uatomic_read((uint32_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old | val, 4);
} while (oldt != old);
return;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
{
uint64_t old, oldt;
oldt = uatomic_read((uint64_t *) addr);
do {
old = oldt;
oldt = _uatomic_cmpxchg(addr, old, old | val, 8);
} while (oldt != old);
return;
}
#endif
}
}
#define uatomic_or_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
_uatomic_or((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#define cmm_smp_mb__before_uatomic_or() cmm_barrier()
#define cmm_smp_mb__after_uatomic_or() cmm_barrier()
#endif /* #ifndef uatomic_or_mo */
#ifndef uatomic_add_return_mo
/* uatomic_add_return_mo */
static inline __attribute__((__always_inline__))
unsigned long _uatomic_add_return(void *addr, unsigned long val, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
{
uint8_t old, oldt;
oldt = uatomic_read((uint8_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint8_t *) addr,
old, old + val);
} while (oldt != old);
return old + val;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
{
uint16_t old, oldt;
oldt = uatomic_read((uint16_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint16_t *) addr,
old, old + val);
} while (oldt != old);
return old + val;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
{
uint32_t old, oldt;
oldt = uatomic_read((uint32_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint32_t *) addr,
old, old + val);
} while (oldt != old);
return old + val;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
{
uint64_t old, oldt;
oldt = uatomic_read((uint64_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint64_t *) addr,
old, old + val);
} while (oldt != old);
return old + val;
}
#endif
}
return 0;
}
#define uatomic_add_return_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
(__typeof__(*(addr))) _uatomic_add_return((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#endif /* #ifndef uatomic_add_return_mo */
#ifndef uatomic_xchg_mo
/* uatomic_xchg_mo */
static inline __attribute__((__always_inline__))
unsigned long _uatomic_exchange(void *addr, unsigned long val, int len)
{
switch (len) {
#ifdef UATOMIC_HAS_ATOMIC_BYTE
case 1:
{
uint8_t old, oldt;
oldt = uatomic_read((uint8_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint8_t *) addr,
old, val);
} while (oldt != old);
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_SHORT
case 2:
{
uint16_t old, oldt;
oldt = uatomic_read((uint16_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint16_t *) addr,
old, val);
} while (oldt != old);
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_INT
case 4:
{
uint32_t old, oldt;
oldt = uatomic_read((uint32_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint32_t *) addr,
old, val);
} while (oldt != old);
return old;
}
#endif
#ifdef UATOMIC_HAS_ATOMIC_LLONG
case 8:
{
uint64_t old, oldt;
oldt = uatomic_read((uint64_t *) addr);
do {
old = oldt;
oldt = uatomic_cmpxchg((uint64_t *) addr,
old, val);
} while (oldt != old);
return old;
}
#endif
}
return 0;
}
#define uatomic_xchg_mo(addr, v, mo) \
__extension__ \
({ \
_uatomic_static_assert_atomic(sizeof(*(addr))); \
(__typeof__(*(addr))) _uatomic_exchange((addr), \
caa_cast_long_keep_sign(v), \
sizeof(*(addr))); \
})
#endif /* #ifndef uatomic_xchg_mo */
#endif /* #else #ifndef uatomic_cmpxchg_mo */
/* uatomic_sub_return_mo, uatomic_add_mo, uatomic_sub_mo, uatomic_inc_mo, uatomic_dec_mo */
#ifndef uatomic_add_mo
#define uatomic_add_mo(addr, v, mo) (void)uatomic_add_return_mo((addr), (v), mo)
#define cmm_smp_mb__before_uatomic_add() cmm_barrier()
#define cmm_smp_mb__after_uatomic_add() cmm_barrier()
#endif
#define uatomic_sub_return_mo(addr, v, mo) \
uatomic_add_return_mo((addr), -(caa_cast_long_keep_sign(v)), mo)
#define uatomic_sub_mo(addr, v, mo) \
uatomic_add_mo((addr), -(caa_cast_long_keep_sign(v)), mo)
#define cmm_smp_mb__before_uatomic_sub() cmm_smp_mb__before_uatomic_add()
#define cmm_smp_mb__after_uatomic_sub() cmm_smp_mb__after_uatomic_add()
#ifndef uatomic_inc_mo
#define uatomic_inc_mo(addr, mo) uatomic_add_mo((addr), 1, mo)
#define cmm_smp_mb__before_uatomic_inc() cmm_smp_mb__before_uatomic_add()
#define cmm_smp_mb__after_uatomic_inc() cmm_smp_mb__after_uatomic_add()
#endif
#ifndef uatomic_dec_mo
#define uatomic_dec_mo(addr, mo) uatomic_add((addr), -1, mo)
#define cmm_smp_mb__before_uatomic_dec() cmm_smp_mb__before_uatomic_add()
#define cmm_smp_mb__after_uatomic_dec() cmm_smp_mb__after_uatomic_add()
#endif
#ifdef __cplusplus
}
#endif
#endif /* _URCU_UATOMIC_GENERIC_H */
|