File: control

package info (click to toggle)
libverilog-perl 3.460-1
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 4,188 kB
  • sloc: perl: 8,640; yacc: 3,362; cpp: 2,262; lex: 1,487; makefile: 8; fortran: 3
file content (44 lines) | stat: -rw-r--r-- 1,914 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Source: libverilog-perl
Maintainer: Debian Perl Group <pkg-perl-maintainers@lists.alioth.debian.org>
Uploaders: أحمد المحمودي (Ahmed El-Mahmoudy) <aelmahmoudy@users.sourceforge.net>,
           gregor herrmann <gregoa@debian.org>,
           Florian Schlichting <fsfs@debian.org>
Section: perl
Testsuite: autopkgtest-pkg-perl
Priority: optional
Build-Depends: debhelper (>= 11),
               perl,
               flex,
               bison,
               libtest-pod-perl,
               libbit-vector-perl
Standards-Version: 4.3.0
Vcs-Browser: https://salsa.debian.org/perl-team/modules/packages/libverilog-perl
Vcs-Git: https://salsa.debian.org/perl-team/modules/packages/libverilog-perl.git
Homepage: https://metacpan.org/release/Verilog-Perl

Package: libverilog-perl
Architecture: any
Depends: ${perl:Depends},
         ${shlibs:Depends},
         ${misc:Depends}
Description: framework providing Verilog support
 Verilog is a Perl framework providing Verilog support in the Perl language.
 It includes:
 .
  * Verilog::Getopt, which parses command line options similar to C++ and VCS
  * Verilog::Language, which knows the language keywords and parses numbers.
  * Verilog::Netlist, which builds netlists out of Verilog files. This allows
    easy scripts to determine things such as the hierarchy of modules.
  * Verilog::Parser, which invokes callbacks for language tokens
  * Verilog::Preproc, preprocesses the language, and allows reading
    post-processed files right from Perl without temporary files.
 .
 It also includes a variety of useful utilities:
 .
  * vpassert inserts PLIish warnings and assertions for any simulator
  * vppreproc preprocesses the complete Verilog 2001 and SystemVerilog
    language
  * vrename renames and cross-references Verilog symbols. It creates Verilog
    cross references and makes it easy to rename signal and module names over
    multiple files.