File: 56_editfiles_a.out

package info (click to toggle)
libverilog-perl 3.482-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 8,728 kB
  • sloc: perl: 8,685; yacc: 3,387; cpp: 2,266; lex: 1,502; makefile: 8; fortran: 3
file content (16 lines) | stat: -rw-r--r-- 403 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
// Created by 56_editfiles.t from 56_editfiles.v
// Created by 56_editfiles.t from 56_editfiles.v
// DESCRIPTION: Verilog::Preproc: Example source code
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2007-2012 by Wilson Snyder.


a_front_matter;

`celldefine
// lint_checking HEADER
module a;
   wire inside_module_a;  /* // double cmt */
endmodule
`endcelldefine