File: t_80_foo.v

package info (click to toggle)
libverilog-perl 3.482-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 8,728 kB
  • sloc: perl: 8,685; yacc: 3,387; cpp: 2,266; lex: 1,502; makefile: 8; fortran: 3
file content (10 lines) | stat: -rw-r--r-- 315 bytes parent folder | download | duplicates (7) 
1
2
3
4
5
6
7
8
9
10
 
// DESCRIPTION: Verilog::Preproc: Example source code
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012-2012 by Wilson Snyder.
//
// Test -F option in vppreproc.
// This is the top level module.

module foo(output wire y, input wire x);
   bar i_bar(y, x);
endmodule // foo