File: v_sv_pkg.v

package info (click to toggle)
libverilog-perl 3.482-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 8,728 kB
  • sloc: perl: 8,685; yacc: 3,387; cpp: 2,266; lex: 1,502; makefile: 8; fortran: 3
file content (12 lines) | stat: -rw-r--r-- 299 bytes parent folder | download | duplicates (7) 
1
2
3
4
5
6
7
8
9
10
11
12
 
// DESCRIPTION: Verilog-Perl: Example Verilog for testing package
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2009-2012 by Wilson Snyder.

`ifndef _V_SV_PKG_
 `define _V_SV_PKG_

package v_sv_pkg;
   typedef logic [7:0]  byte_t;
endpackage

`endif // guard