File: cache.h

package info (click to toggle)
linux-2.6 2.6.26-29
  • links: PTS
  • area: main
  • in suites: lenny
  • size: 354,000 kB
  • ctags: 1,042,991
  • sloc: ansic: 5,706,178; asm: 218,136; makefile: 15,275; perl: 8,298; cpp: 3,242; yacc: 2,919; sh: 2,757; python: 2,550; lex: 1,825; lisp: 218; pascal: 116; awk: 96
file content (29 lines) | stat: -rw-r--r-- 593 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
 
/*
 * include/asm-blackfin/cache.h
 */
#ifndef __ARCH_BLACKFIN_CACHE_H
#define __ARCH_BLACKFIN_CACHE_H

/*
 * Bytes per L1 cache line
 * Blackfin loads 32 bytes for cache
 */
#define L1_CACHE_SHIFT	5
#define L1_CACHE_BYTES	(1 << L1_CACHE_SHIFT)
#define SMP_CACHE_BYTES	L1_CACHE_BYTES

/*
 * Put cacheline_aliged data to L1 data memory
 */
#ifdef CONFIG_CACHELINE_ALIGNED_L1
#define __cacheline_aligned				\
	  __attribute__((__aligned__(L1_CACHE_BYTES),	\
		__section__(".data_l1.cacheline_aligned")))
#endif

/*
 * largest L1 which this arch supports
 */
#define L1_CACHE_SHIFT_MAX	5

#endif