1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
#ifndef SUN3X_H
#define SUN3X_H
/* hardware addresses */
#define SUN3X_IOMMU 0x60000000
#define SUN3X_ENAREG 0x61000000
#define SUN3X_INTREG 0x61001400
#define SUN3X_DIAGREG 0x61001800
#define SUN3X_ZS1 0x62000000
#define SUN3X_ZS2 0x62002000
#define SUN3X_LANCE 0x65002000
#define SUN3X_EEPROM 0x64000000
#define SUN3X_IDPROM 0x640007d8
#define SUN3X_VIDEO_BASE 0x50000000
#define SUN3X_VIDEO_P4ID 0x50300000
#define SUN3X_ESP_BASE 0x66000000
#define SUN3X_ESP_DMA 0x66001000
#define SUN3X_FDC 0x6e000000
#define SUN3X_FDC_FCR 0x6e000400
#define SUN3X_FDC_FVR 0x6e000800
/* some NVRAM addresses */
#define SUN3X_EEPROM_CONS (SUN3X_EEPROM + 0x1f)
#define SUN3X_EEPROM_PORTA (SUN3X_EEPROM + 0x58)
#define SUN3X_EEPROM_PORTB (SUN3X_EEPROM + 0x60)
#endif
|
