1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
|
/***********************license start***************
* Author: Cavium Networks
*
* Contact: support@caviumnetworks.com
* This file is part of the OCTEON SDK
*
* Copyright (c) 2003-2012 Cavium Networks
*
* This file is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, Version 2, as
* published by the Free Software Foundation.
*
* This file is distributed in the hope that it will be useful, but
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
* NONINFRINGEMENT. See the GNU General Public License for more
* details.
*
* You should have received a copy of the GNU General Public License
* along with this file; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
* or visit http://www.gnu.org/licenses/.
*
* This file may also be available under a different license from Cavium.
* Contact Cavium Networks for more information
***********************license end**************************************/
#ifndef __CVMX_FPA_DEFS_H__
#define __CVMX_FPA_DEFS_H__
#define CVMX_FPA_ADDR_RANGE_ERROR (CVMX_ADD_IO_SEG(0x0001180028000458ull))
#define CVMX_FPA_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800280000E8ull))
#define CVMX_FPA_CTL_STATUS (CVMX_ADD_IO_SEG(0x0001180028000050ull))
#define CVMX_FPA_FPF0_MARKS (CVMX_ADD_IO_SEG(0x0001180028000000ull))
#define CVMX_FPA_FPF0_SIZE (CVMX_ADD_IO_SEG(0x0001180028000058ull))
#define CVMX_FPA_FPF1_MARKS CVMX_FPA_FPFX_MARKS(1)
#define CVMX_FPA_FPF2_MARKS CVMX_FPA_FPFX_MARKS(2)
#define CVMX_FPA_FPF3_MARKS CVMX_FPA_FPFX_MARKS(3)
#define CVMX_FPA_FPF4_MARKS CVMX_FPA_FPFX_MARKS(4)
#define CVMX_FPA_FPF5_MARKS CVMX_FPA_FPFX_MARKS(5)
#define CVMX_FPA_FPF6_MARKS CVMX_FPA_FPFX_MARKS(6)
#define CVMX_FPA_FPF7_MARKS CVMX_FPA_FPFX_MARKS(7)
#define CVMX_FPA_FPF8_MARKS (CVMX_ADD_IO_SEG(0x0001180028000240ull))
#define CVMX_FPA_FPF8_SIZE (CVMX_ADD_IO_SEG(0x0001180028000248ull))
#define CVMX_FPA_FPFX_MARKS(offset) (CVMX_ADD_IO_SEG(0x0001180028000008ull) + ((offset) & 7) * 8 - 8*1)
#define CVMX_FPA_FPFX_SIZE(offset) (CVMX_ADD_IO_SEG(0x0001180028000060ull) + ((offset) & 7) * 8 - 8*1)
#define CVMX_FPA_INT_ENB (CVMX_ADD_IO_SEG(0x0001180028000048ull))
#define CVMX_FPA_INT_SUM (CVMX_ADD_IO_SEG(0x0001180028000040ull))
#define CVMX_FPA_PACKET_THRESHOLD (CVMX_ADD_IO_SEG(0x0001180028000460ull))
#define CVMX_FPA_POOLX_END_ADDR(offset) (CVMX_ADD_IO_SEG(0x0001180028000358ull) + ((offset) & 15) * 8)
#define CVMX_FPA_POOLX_START_ADDR(offset) (CVMX_ADD_IO_SEG(0x0001180028000258ull) + ((offset) & 15) * 8)
#define CVMX_FPA_POOLX_THRESHOLD(offset) (CVMX_ADD_IO_SEG(0x0001180028000140ull) + ((offset) & 15) * 8)
#define CVMX_FPA_QUE0_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(0)
#define CVMX_FPA_QUE1_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(1)
#define CVMX_FPA_QUE2_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(2)
#define CVMX_FPA_QUE3_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(3)
#define CVMX_FPA_QUE4_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(4)
#define CVMX_FPA_QUE5_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(5)
#define CVMX_FPA_QUE6_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(6)
#define CVMX_FPA_QUE7_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(7)
#define CVMX_FPA_QUE8_PAGE_INDEX (CVMX_ADD_IO_SEG(0x0001180028000250ull))
#define CVMX_FPA_QUEX_AVAILABLE(offset) (CVMX_ADD_IO_SEG(0x0001180028000098ull) + ((offset) & 15) * 8)
#define CVMX_FPA_QUEX_PAGE_INDEX(offset) (CVMX_ADD_IO_SEG(0x00011800280000F0ull) + ((offset) & 7) * 8)
#define CVMX_FPA_QUE_ACT (CVMX_ADD_IO_SEG(0x0001180028000138ull))
#define CVMX_FPA_QUE_EXP (CVMX_ADD_IO_SEG(0x0001180028000130ull))
#define CVMX_FPA_WART_CTL (CVMX_ADD_IO_SEG(0x00011800280000D8ull))
#define CVMX_FPA_WART_STATUS (CVMX_ADD_IO_SEG(0x00011800280000E0ull))
#define CVMX_FPA_WQE_THRESHOLD (CVMX_ADD_IO_SEG(0x0001180028000468ull))
#define CVMX_FPA_CLK_COUNT (CVMX_ADD_IO_SEG(0x00012800000000F0ull))
union cvmx_fpa_addr_range_error {
uint64_t u64;
struct cvmx_fpa_addr_range_error_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_38_63:26;
uint64_t pool:5;
uint64_t addr:33;
#else
uint64_t addr:33;
uint64_t pool:5;
uint64_t reserved_38_63:26;
#endif
} s;
};
union cvmx_fpa_bist_status {
uint64_t u64;
struct cvmx_fpa_bist_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_5_63:59;
uint64_t frd:1;
uint64_t fpf0:1;
uint64_t fpf1:1;
uint64_t ffr:1;
uint64_t fdr:1;
#else
uint64_t fdr:1;
uint64_t ffr:1;
uint64_t fpf1:1;
uint64_t fpf0:1;
uint64_t frd:1;
uint64_t reserved_5_63:59;
#endif
} s;
};
union cvmx_fpa_ctl_status {
uint64_t u64;
struct cvmx_fpa_ctl_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_21_63:43;
uint64_t free_en:1;
uint64_t ret_off:1;
uint64_t req_off:1;
uint64_t reset:1;
uint64_t use_ldt:1;
uint64_t use_stt:1;
uint64_t enb:1;
uint64_t mem1_err:7;
uint64_t mem0_err:7;
#else
uint64_t mem0_err:7;
uint64_t mem1_err:7;
uint64_t enb:1;
uint64_t use_stt:1;
uint64_t use_ldt:1;
uint64_t reset:1;
uint64_t req_off:1;
uint64_t ret_off:1;
uint64_t free_en:1;
uint64_t reserved_21_63:43;
#endif
} s;
struct cvmx_fpa_ctl_status_cn30xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_18_63:46;
uint64_t reset:1;
uint64_t use_ldt:1;
uint64_t use_stt:1;
uint64_t enb:1;
uint64_t mem1_err:7;
uint64_t mem0_err:7;
#else
uint64_t mem0_err:7;
uint64_t mem1_err:7;
uint64_t enb:1;
uint64_t use_stt:1;
uint64_t use_ldt:1;
uint64_t reset:1;
uint64_t reserved_18_63:46;
#endif
} cn30xx;
};
union cvmx_fpa_fpfx_marks {
uint64_t u64;
struct cvmx_fpa_fpfx_marks_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_22_63:42;
uint64_t fpf_wr:11;
uint64_t fpf_rd:11;
#else
uint64_t fpf_rd:11;
uint64_t fpf_wr:11;
uint64_t reserved_22_63:42;
#endif
} s;
};
union cvmx_fpa_fpfx_size {
uint64_t u64;
struct cvmx_fpa_fpfx_size_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_11_63:53;
uint64_t fpf_siz:11;
#else
uint64_t fpf_siz:11;
uint64_t reserved_11_63:53;
#endif
} s;
};
union cvmx_fpa_fpf0_marks {
uint64_t u64;
struct cvmx_fpa_fpf0_marks_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_24_63:40;
uint64_t fpf_wr:12;
uint64_t fpf_rd:12;
#else
uint64_t fpf_rd:12;
uint64_t fpf_wr:12;
uint64_t reserved_24_63:40;
#endif
} s;
};
union cvmx_fpa_fpf0_size {
uint64_t u64;
struct cvmx_fpa_fpf0_size_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_12_63:52;
uint64_t fpf_siz:12;
#else
uint64_t fpf_siz:12;
uint64_t reserved_12_63:52;
#endif
} s;
};
union cvmx_fpa_fpf8_marks {
uint64_t u64;
struct cvmx_fpa_fpf8_marks_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_22_63:42;
uint64_t fpf_wr:11;
uint64_t fpf_rd:11;
#else
uint64_t fpf_rd:11;
uint64_t fpf_wr:11;
uint64_t reserved_22_63:42;
#endif
} s;
};
union cvmx_fpa_fpf8_size {
uint64_t u64;
struct cvmx_fpa_fpf8_size_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_12_63:52;
uint64_t fpf_siz:12;
#else
uint64_t fpf_siz:12;
uint64_t reserved_12_63:52;
#endif
} s;
};
union cvmx_fpa_int_enb {
uint64_t u64;
struct cvmx_fpa_int_enb_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_50_63:14;
uint64_t paddr_e:1;
uint64_t reserved_44_48:5;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t reserved_44_48:5;
uint64_t paddr_e:1;
uint64_t reserved_50_63:14;
#endif
} s;
struct cvmx_fpa_int_enb_cn30xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_28_63:36;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t reserved_28_63:36;
#endif
} cn30xx;
struct cvmx_fpa_int_enb_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_50_63:14;
uint64_t paddr_e:1;
uint64_t res_44:5;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t res_44:5;
uint64_t paddr_e:1;
uint64_t reserved_50_63:14;
#endif
} cn61xx;
struct cvmx_fpa_int_enb_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_44_63:20;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t reserved_44_63:20;
#endif
} cn63xx;
struct cvmx_fpa_int_enb_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_50_63:14;
uint64_t paddr_e:1;
uint64_t pool8th:1;
uint64_t q8_perr:1;
uint64_t q8_coff:1;
uint64_t q8_und:1;
uint64_t free8:1;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t free8:1;
uint64_t q8_und:1;
uint64_t q8_coff:1;
uint64_t q8_perr:1;
uint64_t pool8th:1;
uint64_t paddr_e:1;
uint64_t reserved_50_63:14;
#endif
} cn68xx;
};
union cvmx_fpa_int_sum {
uint64_t u64;
struct cvmx_fpa_int_sum_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_50_63:14;
uint64_t paddr_e:1;
uint64_t pool8th:1;
uint64_t q8_perr:1;
uint64_t q8_coff:1;
uint64_t q8_und:1;
uint64_t free8:1;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t free8:1;
uint64_t q8_und:1;
uint64_t q8_coff:1;
uint64_t q8_perr:1;
uint64_t pool8th:1;
uint64_t paddr_e:1;
uint64_t reserved_50_63:14;
#endif
} s;
struct cvmx_fpa_int_sum_cn30xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_28_63:36;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t reserved_28_63:36;
#endif
} cn30xx;
struct cvmx_fpa_int_sum_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_50_63:14;
uint64_t paddr_e:1;
uint64_t reserved_44_48:5;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t reserved_44_48:5;
uint64_t paddr_e:1;
uint64_t reserved_50_63:14;
#endif
} cn61xx;
struct cvmx_fpa_int_sum_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_44_63:20;
uint64_t free7:1;
uint64_t free6:1;
uint64_t free5:1;
uint64_t free4:1;
uint64_t free3:1;
uint64_t free2:1;
uint64_t free1:1;
uint64_t free0:1;
uint64_t pool7th:1;
uint64_t pool6th:1;
uint64_t pool5th:1;
uint64_t pool4th:1;
uint64_t pool3th:1;
uint64_t pool2th:1;
uint64_t pool1th:1;
uint64_t pool0th:1;
uint64_t q7_perr:1;
uint64_t q7_coff:1;
uint64_t q7_und:1;
uint64_t q6_perr:1;
uint64_t q6_coff:1;
uint64_t q6_und:1;
uint64_t q5_perr:1;
uint64_t q5_coff:1;
uint64_t q5_und:1;
uint64_t q4_perr:1;
uint64_t q4_coff:1;
uint64_t q4_und:1;
uint64_t q3_perr:1;
uint64_t q3_coff:1;
uint64_t q3_und:1;
uint64_t q2_perr:1;
uint64_t q2_coff:1;
uint64_t q2_und:1;
uint64_t q1_perr:1;
uint64_t q1_coff:1;
uint64_t q1_und:1;
uint64_t q0_perr:1;
uint64_t q0_coff:1;
uint64_t q0_und:1;
uint64_t fed1_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed0_sbe:1;
#else
uint64_t fed0_sbe:1;
uint64_t fed0_dbe:1;
uint64_t fed1_sbe:1;
uint64_t fed1_dbe:1;
uint64_t q0_und:1;
uint64_t q0_coff:1;
uint64_t q0_perr:1;
uint64_t q1_und:1;
uint64_t q1_coff:1;
uint64_t q1_perr:1;
uint64_t q2_und:1;
uint64_t q2_coff:1;
uint64_t q2_perr:1;
uint64_t q3_und:1;
uint64_t q3_coff:1;
uint64_t q3_perr:1;
uint64_t q4_und:1;
uint64_t q4_coff:1;
uint64_t q4_perr:1;
uint64_t q5_und:1;
uint64_t q5_coff:1;
uint64_t q5_perr:1;
uint64_t q6_und:1;
uint64_t q6_coff:1;
uint64_t q6_perr:1;
uint64_t q7_und:1;
uint64_t q7_coff:1;
uint64_t q7_perr:1;
uint64_t pool0th:1;
uint64_t pool1th:1;
uint64_t pool2th:1;
uint64_t pool3th:1;
uint64_t pool4th:1;
uint64_t pool5th:1;
uint64_t pool6th:1;
uint64_t pool7th:1;
uint64_t free0:1;
uint64_t free1:1;
uint64_t free2:1;
uint64_t free3:1;
uint64_t free4:1;
uint64_t free5:1;
uint64_t free6:1;
uint64_t free7:1;
uint64_t reserved_44_63:20;
#endif
} cn63xx;
};
union cvmx_fpa_packet_threshold {
uint64_t u64;
struct cvmx_fpa_packet_threshold_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_32_63:32;
uint64_t thresh:32;
#else
uint64_t thresh:32;
uint64_t reserved_32_63:32;
#endif
} s;
};
union cvmx_fpa_poolx_end_addr {
uint64_t u64;
struct cvmx_fpa_poolx_end_addr_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_33_63:31;
uint64_t addr:33;
#else
uint64_t addr:33;
uint64_t reserved_33_63:31;
#endif
} s;
};
union cvmx_fpa_poolx_start_addr {
uint64_t u64;
struct cvmx_fpa_poolx_start_addr_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_33_63:31;
uint64_t addr:33;
#else
uint64_t addr:33;
uint64_t reserved_33_63:31;
#endif
} s;
};
union cvmx_fpa_poolx_threshold {
uint64_t u64;
struct cvmx_fpa_poolx_threshold_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_32_63:32;
uint64_t thresh:32;
#else
uint64_t thresh:32;
uint64_t reserved_32_63:32;
#endif
} s;
struct cvmx_fpa_poolx_threshold_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_29_63:35;
uint64_t thresh:29;
#else
uint64_t thresh:29;
uint64_t reserved_29_63:35;
#endif
} cn61xx;
};
union cvmx_fpa_quex_available {
uint64_t u64;
struct cvmx_fpa_quex_available_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_32_63:32;
uint64_t que_siz:32;
#else
uint64_t que_siz:32;
uint64_t reserved_32_63:32;
#endif
} s;
struct cvmx_fpa_quex_available_cn30xx {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_29_63:35;
uint64_t que_siz:29;
#else
uint64_t que_siz:29;
uint64_t reserved_29_63:35;
#endif
} cn30xx;
};
union cvmx_fpa_quex_page_index {
uint64_t u64;
struct cvmx_fpa_quex_page_index_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_25_63:39;
uint64_t pg_num:25;
#else
uint64_t pg_num:25;
uint64_t reserved_25_63:39;
#endif
} s;
};
union cvmx_fpa_que8_page_index {
uint64_t u64;
struct cvmx_fpa_que8_page_index_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_25_63:39;
uint64_t pg_num:25;
#else
uint64_t pg_num:25;
uint64_t reserved_25_63:39;
#endif
} s;
};
union cvmx_fpa_que_act {
uint64_t u64;
struct cvmx_fpa_que_act_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_29_63:35;
uint64_t act_que:3;
uint64_t act_indx:26;
#else
uint64_t act_indx:26;
uint64_t act_que:3;
uint64_t reserved_29_63:35;
#endif
} s;
};
union cvmx_fpa_que_exp {
uint64_t u64;
struct cvmx_fpa_que_exp_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_29_63:35;
uint64_t exp_que:3;
uint64_t exp_indx:26;
#else
uint64_t exp_indx:26;
uint64_t exp_que:3;
uint64_t reserved_29_63:35;
#endif
} s;
};
union cvmx_fpa_wart_ctl {
uint64_t u64;
struct cvmx_fpa_wart_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_16_63:48;
uint64_t ctl:16;
#else
uint64_t ctl:16;
uint64_t reserved_16_63:48;
#endif
} s;
};
union cvmx_fpa_wart_status {
uint64_t u64;
struct cvmx_fpa_wart_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_32_63:32;
uint64_t status:32;
#else
uint64_t status:32;
uint64_t reserved_32_63:32;
#endif
} s;
};
union cvmx_fpa_wqe_threshold {
uint64_t u64;
struct cvmx_fpa_wqe_threshold_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_32_63:32;
uint64_t thresh:32;
#else
uint64_t thresh:32;
uint64_t reserved_32_63:32;
#endif
} s;
};
#endif
|
