1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/* SPDX-License-Identifier: MIT */
/*
* Copyright © 2021 Intel Corporation
*/
#ifndef _INTEL_PCH_DISPLAY_H_
#define _INTEL_PCH_DISPLAY_H_
#include <linux/types.h>
enum pipe;
struct intel_atomic_state;
struct intel_crtc;
struct intel_crtc_state;
struct intel_display;
struct intel_link_m_n;
#ifdef I915
bool intel_has_pch_trancoder(struct intel_display *display,
enum pipe pch_transcoder);
enum pipe intel_crtc_pch_transcoder(struct intel_crtc *crtc);
void ilk_pch_pre_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void ilk_pch_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void ilk_pch_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void ilk_pch_post_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void ilk_pch_get_config(struct intel_crtc_state *crtc_state);
void lpt_pch_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void lpt_pch_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc);
void lpt_pch_get_config(struct intel_crtc_state *crtc_state);
void intel_pch_transcoder_get_m1_n1(struct intel_crtc *crtc,
struct intel_link_m_n *m_n);
void intel_pch_transcoder_get_m2_n2(struct intel_crtc *crtc,
struct intel_link_m_n *m_n);
void intel_pch_sanitize(struct intel_display *display);
#else
static inline bool intel_has_pch_trancoder(struct intel_display *display,
enum pipe pch_transcoder)
{
return false;
}
static inline int intel_crtc_pch_transcoder(struct intel_crtc *crtc)
{
return 0;
}
static inline void ilk_pch_pre_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void ilk_pch_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void ilk_pch_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void ilk_pch_post_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void ilk_pch_get_config(struct intel_crtc_state *crtc_state)
{
}
static inline void lpt_pch_enable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void lpt_pch_disable(struct intel_atomic_state *state,
struct intel_crtc *crtc)
{
}
static inline void lpt_pch_get_config(struct intel_crtc_state *crtc_state)
{
}
static inline void intel_pch_transcoder_get_m1_n1(struct intel_crtc *crtc,
struct intel_link_m_n *m_n)
{
}
static inline void intel_pch_transcoder_get_m2_n2(struct intel_crtc *crtc,
struct intel_link_m_n *m_n)
{
}
static inline void intel_pch_sanitize(struct intel_display *display)
{
}
#endif
#endif
|
