1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
/* SPDX-License-Identifier: MIT */
/* Copyright 2024 Advanced Micro Devices, Inc. */
#ifndef __DCN351_FPU_H__
#define __DCN351_FPU_H__
#include "clk_mgr.h"
void dcn351_update_bw_bounding_box_fpu(struct dc *dc,
struct clk_bw_params *bw_params);
int dcn351_populate_dml_pipes_from_context_fpu(struct dc *dc,
struct dc_state *context,
display_e2e_pipe_params_st *pipes,
enum dc_validate_mode validate_mode);
void dcn351_decide_zstate_support(struct dc *dc, struct dc_state *context);
#endif
|
