1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
|
/* SPDX-License-Identifier: MIT */
/* Copyright © 2025 Intel Corporation */
#ifndef _VLV_SIDEBAND_H_
#define _VLV_SIDEBAND_H_
#include <linux/bitops.h>
#include <linux/types.h>
#include "vlv_iosf_sb.h"
#include "vlv_iosf_sb_reg.h"
enum dpio_phy;
struct drm_device;
static inline void vlv_bunit_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_BUNIT));
}
static inline u32 vlv_bunit_read(struct drm_device *drm, u32 reg)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_BUNIT, reg);
}
static inline void vlv_bunit_write(struct drm_device *drm, u32 reg, u32 val)
{
vlv_iosf_sb_write(drm, VLV_IOSF_SB_BUNIT, reg, val);
}
static inline void vlv_bunit_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_BUNIT));
}
static inline void vlv_cck_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_CCK));
}
static inline u32 vlv_cck_read(struct drm_device *drm, u32 reg)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_CCK, reg);
}
static inline void vlv_cck_write(struct drm_device *drm, u32 reg, u32 val)
{
vlv_iosf_sb_write(drm, VLV_IOSF_SB_CCK, reg, val);
}
static inline void vlv_cck_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_CCK));
}
static inline void vlv_ccu_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_CCU));
}
static inline u32 vlv_ccu_read(struct drm_device *drm, u32 reg)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_CCU, reg);
}
static inline void vlv_ccu_write(struct drm_device *drm, u32 reg, u32 val)
{
vlv_iosf_sb_write(drm, VLV_IOSF_SB_CCU, reg, val);
}
static inline void vlv_ccu_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_CCU));
}
static inline void vlv_dpio_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_DPIO) | BIT(VLV_IOSF_SB_DPIO_2));
}
#ifdef I915
u32 vlv_dpio_read(struct drm_device *drm, enum dpio_phy phy, int reg);
void vlv_dpio_write(struct drm_device *drm,
enum dpio_phy phy, int reg, u32 val);
#else
static inline u32 vlv_dpio_read(struct drm_device *drm, int phy, int reg)
{
return 0;
}
static inline void vlv_dpio_write(struct drm_device *drm,
int phy, int reg, u32 val)
{
}
#endif
static inline void vlv_dpio_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_DPIO) | BIT(VLV_IOSF_SB_DPIO_2));
}
static inline void vlv_flisdsi_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_FLISDSI));
}
static inline u32 vlv_flisdsi_read(struct drm_device *drm, u32 reg)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_FLISDSI, reg);
}
static inline void vlv_flisdsi_write(struct drm_device *drm, u32 reg, u32 val)
{
vlv_iosf_sb_write(drm, VLV_IOSF_SB_FLISDSI, reg, val);
}
static inline void vlv_flisdsi_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_FLISDSI));
}
static inline void vlv_nc_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_NC));
}
static inline u32 vlv_nc_read(struct drm_device *drm, u8 addr)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_NC, addr);
}
static inline void vlv_nc_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_NC));
}
static inline void vlv_punit_get(struct drm_device *drm)
{
vlv_iosf_sb_get(drm, BIT(VLV_IOSF_SB_PUNIT));
}
static inline u32 vlv_punit_read(struct drm_device *drm, u32 addr)
{
return vlv_iosf_sb_read(drm, VLV_IOSF_SB_PUNIT, addr);
}
static inline int vlv_punit_write(struct drm_device *drm, u32 addr, u32 val)
{
return vlv_iosf_sb_write(drm, VLV_IOSF_SB_PUNIT, addr, val);
}
static inline void vlv_punit_put(struct drm_device *drm)
{
vlv_iosf_sb_put(drm, BIT(VLV_IOSF_SB_PUNIT));
}
#endif /* _VLV_SIDEBAND_H_ */
|
