1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2025, Luca Weiss <luca.weiss@fairphone.com>
*/
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_MILOS_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_MILOS_H
/* DISP_CC clocks */
#define DISP_CC_PLL0 0
#define DISP_CC_MDSS_ACCU_CLK 1
#define DISP_CC_MDSS_AHB1_CLK 2
#define DISP_CC_MDSS_AHB_CLK 3
#define DISP_CC_MDSS_AHB_CLK_SRC 4
#define DISP_CC_MDSS_BYTE0_CLK 5
#define DISP_CC_MDSS_BYTE0_CLK_SRC 6
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 7
#define DISP_CC_MDSS_BYTE0_INTF_CLK 8
#define DISP_CC_MDSS_DPTX0_AUX_CLK 9
#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 10
#define DISP_CC_MDSS_DPTX0_CRYPTO_CLK 11
#define DISP_CC_MDSS_DPTX0_LINK_CLK 12
#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 13
#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 14
#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 15
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK 16
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 17
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK 18
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 19
#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 20
#define DISP_CC_MDSS_ESC0_CLK 21
#define DISP_CC_MDSS_ESC0_CLK_SRC 22
#define DISP_CC_MDSS_MDP1_CLK 23
#define DISP_CC_MDSS_MDP_CLK 24
#define DISP_CC_MDSS_MDP_CLK_SRC 25
#define DISP_CC_MDSS_MDP_LUT1_CLK 26
#define DISP_CC_MDSS_MDP_LUT_CLK 27
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 28
#define DISP_CC_MDSS_PCLK0_CLK 29
#define DISP_CC_MDSS_PCLK0_CLK_SRC 30
#define DISP_CC_MDSS_RSCC_AHB_CLK 31
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 32
#define DISP_CC_MDSS_VSYNC1_CLK 33
#define DISP_CC_MDSS_VSYNC_CLK 34
#define DISP_CC_MDSS_VSYNC_CLK_SRC 35
#define DISP_CC_SLEEP_CLK 36
#define DISP_CC_SLEEP_CLK_SRC 37
#define DISP_CC_XO_CLK 38
#define DISP_CC_XO_CLK_SRC 39
/* DISP_CC resets */
#define DISP_CC_MDSS_CORE_BCR 0
#define DISP_CC_MDSS_CORE_INT2_BCR 1
#define DISP_CC_MDSS_RSCC_BCR 2
/* DISP_CC power domains */
#define DISP_CC_MDSS_CORE_GDSC 0
#define DISP_CC_MDSS_CORE_INT2_GDSC 1
#endif
|
