1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_SC8180X_H
#define _DT_BINDINGS_CLK_QCOM_CAM_CC_SC8180X_H
/* CAM_CC clocks */
#define CAM_CC_BPS_AHB_CLK 0
#define CAM_CC_BPS_AREG_CLK 1
#define CAM_CC_BPS_AXI_CLK 2
#define CAM_CC_BPS_CLK 3
#define CAM_CC_BPS_CLK_SRC 4
#define CAM_CC_CAMNOC_AXI_CLK 5
#define CAM_CC_CAMNOC_AXI_CLK_SRC 6
#define CAM_CC_CAMNOC_DCD_XO_CLK 7
#define CAM_CC_CCI_0_CLK 8
#define CAM_CC_CCI_0_CLK_SRC 9
#define CAM_CC_CCI_1_CLK 10
#define CAM_CC_CCI_1_CLK_SRC 11
#define CAM_CC_CCI_2_CLK 12
#define CAM_CC_CCI_2_CLK_SRC 13
#define CAM_CC_CCI_3_CLK 14
#define CAM_CC_CCI_3_CLK_SRC 15
#define CAM_CC_CORE_AHB_CLK 16
#define CAM_CC_CPAS_AHB_CLK 17
#define CAM_CC_CPHY_RX_CLK_SRC 18
#define CAM_CC_CSI0PHYTIMER_CLK 19
#define CAM_CC_CSI0PHYTIMER_CLK_SRC 20
#define CAM_CC_CSI1PHYTIMER_CLK 21
#define CAM_CC_CSI1PHYTIMER_CLK_SRC 22
#define CAM_CC_CSI2PHYTIMER_CLK 23
#define CAM_CC_CSI2PHYTIMER_CLK_SRC 24
#define CAM_CC_CSI3PHYTIMER_CLK 25
#define CAM_CC_CSI3PHYTIMER_CLK_SRC 26
#define CAM_CC_CSIPHY0_CLK 27
#define CAM_CC_CSIPHY1_CLK 28
#define CAM_CC_CSIPHY2_CLK 29
#define CAM_CC_CSIPHY3_CLK 30
#define CAM_CC_FAST_AHB_CLK_SRC 31
#define CAM_CC_FD_CORE_CLK 32
#define CAM_CC_FD_CORE_CLK_SRC 33
#define CAM_CC_FD_CORE_UAR_CLK 34
#define CAM_CC_ICP_AHB_CLK 35
#define CAM_CC_ICP_CLK 36
#define CAM_CC_ICP_CLK_SRC 37
#define CAM_CC_IFE_0_AXI_CLK 38
#define CAM_CC_IFE_0_CLK 39
#define CAM_CC_IFE_0_CLK_SRC 40
#define CAM_CC_IFE_0_CPHY_RX_CLK 41
#define CAM_CC_IFE_0_CSID_CLK 42
#define CAM_CC_IFE_0_CSID_CLK_SRC 43
#define CAM_CC_IFE_0_DSP_CLK 44
#define CAM_CC_IFE_1_AXI_CLK 45
#define CAM_CC_IFE_1_CLK 46
#define CAM_CC_IFE_1_CLK_SRC 47
#define CAM_CC_IFE_1_CPHY_RX_CLK 48
#define CAM_CC_IFE_1_CSID_CLK 49
#define CAM_CC_IFE_1_CSID_CLK_SRC 50
#define CAM_CC_IFE_1_DSP_CLK 51
#define CAM_CC_IFE_2_AXI_CLK 52
#define CAM_CC_IFE_2_CLK 53
#define CAM_CC_IFE_2_CLK_SRC 54
#define CAM_CC_IFE_2_CPHY_RX_CLK 55
#define CAM_CC_IFE_2_CSID_CLK 56
#define CAM_CC_IFE_2_CSID_CLK_SRC 57
#define CAM_CC_IFE_2_DSP_CLK 58
#define CAM_CC_IFE_3_AXI_CLK 59
#define CAM_CC_IFE_3_CLK 60
#define CAM_CC_IFE_3_CLK_SRC 61
#define CAM_CC_IFE_3_CPHY_RX_CLK 62
#define CAM_CC_IFE_3_CSID_CLK 63
#define CAM_CC_IFE_3_CSID_CLK_SRC 64
#define CAM_CC_IFE_3_DSP_CLK 65
#define CAM_CC_IFE_LITE_0_CLK 66
#define CAM_CC_IFE_LITE_0_CLK_SRC 67
#define CAM_CC_IFE_LITE_0_CPHY_RX_CLK 68
#define CAM_CC_IFE_LITE_0_CSID_CLK 69
#define CAM_CC_IFE_LITE_0_CSID_CLK_SRC 70
#define CAM_CC_IFE_LITE_1_CLK 71
#define CAM_CC_IFE_LITE_1_CLK_SRC 72
#define CAM_CC_IFE_LITE_1_CPHY_RX_CLK 73
#define CAM_CC_IFE_LITE_1_CSID_CLK 74
#define CAM_CC_IFE_LITE_1_CSID_CLK_SRC 75
#define CAM_CC_IFE_LITE_2_CLK 76
#define CAM_CC_IFE_LITE_2_CLK_SRC 77
#define CAM_CC_IFE_LITE_2_CPHY_RX_CLK 78
#define CAM_CC_IFE_LITE_2_CSID_CLK 79
#define CAM_CC_IFE_LITE_2_CSID_CLK_SRC 80
#define CAM_CC_IFE_LITE_3_CLK 81
#define CAM_CC_IFE_LITE_3_CLK_SRC 82
#define CAM_CC_IFE_LITE_3_CPHY_RX_CLK 83
#define CAM_CC_IFE_LITE_3_CSID_CLK 84
#define CAM_CC_IFE_LITE_3_CSID_CLK_SRC 85
#define CAM_CC_IPE_0_AHB_CLK 86
#define CAM_CC_IPE_0_AREG_CLK 87
#define CAM_CC_IPE_0_AXI_CLK 88
#define CAM_CC_IPE_0_CLK 89
#define CAM_CC_IPE_0_CLK_SRC 90
#define CAM_CC_IPE_1_AHB_CLK 91
#define CAM_CC_IPE_1_AREG_CLK 92
#define CAM_CC_IPE_1_AXI_CLK 93
#define CAM_CC_IPE_1_CLK 94
#define CAM_CC_JPEG_CLK 95
#define CAM_CC_JPEG_CLK_SRC 96
#define CAM_CC_LRME_CLK 97
#define CAM_CC_LRME_CLK_SRC 98
#define CAM_CC_MCLK0_CLK 99
#define CAM_CC_MCLK0_CLK_SRC 100
#define CAM_CC_MCLK1_CLK 101
#define CAM_CC_MCLK1_CLK_SRC 102
#define CAM_CC_MCLK2_CLK 103
#define CAM_CC_MCLK2_CLK_SRC 104
#define CAM_CC_MCLK3_CLK 105
#define CAM_CC_MCLK3_CLK_SRC 106
#define CAM_CC_MCLK4_CLK 107
#define CAM_CC_MCLK4_CLK_SRC 108
#define CAM_CC_MCLK5_CLK 109
#define CAM_CC_MCLK5_CLK_SRC 110
#define CAM_CC_MCLK6_CLK 111
#define CAM_CC_MCLK6_CLK_SRC 112
#define CAM_CC_MCLK7_CLK 113
#define CAM_CC_MCLK7_CLK_SRC 114
#define CAM_CC_PLL0 115
#define CAM_CC_PLL0_OUT_EVEN 116
#define CAM_CC_PLL0_OUT_ODD 117
#define CAM_CC_PLL1 118
#define CAM_CC_PLL2 119
#define CAM_CC_PLL2_OUT_MAIN 120
#define CAM_CC_PLL3 121
#define CAM_CC_PLL4 122
#define CAM_CC_PLL5 123
#define CAM_CC_PLL6 124
#define CAM_CC_SLOW_AHB_CLK_SRC 125
#define CAM_CC_XO_CLK_SRC 126
/* CAM_CC power domains */
#define BPS_GDSC 0
#define IFE_0_GDSC 1
#define IFE_1_GDSC 2
#define IFE_2_GDSC 3
#define IFE_3_GDSC 4
#define IPE_0_GDSC 5
#define IPE_1_GDSC 6
#define TITAN_TOP_GDSC 7
/* CAM_CC resets */
#define CAM_CC_BPS_BCR 0
#define CAM_CC_CAMNOC_BCR 1
#define CAM_CC_CCI_BCR 2
#define CAM_CC_CPAS_BCR 3
#define CAM_CC_CSI0PHY_BCR 4
#define CAM_CC_CSI1PHY_BCR 5
#define CAM_CC_CSI2PHY_BCR 6
#define CAM_CC_CSI3PHY_BCR 7
#define CAM_CC_FD_BCR 8
#define CAM_CC_ICP_BCR 9
#define CAM_CC_IFE_0_BCR 10
#define CAM_CC_IFE_1_BCR 11
#define CAM_CC_IFE_2_BCR 12
#define CAM_CC_IFE_3_BCR 13
#define CAM_CC_IFE_LITE_0_BCR 14
#define CAM_CC_IFE_LITE_1_BCR 15
#define CAM_CC_IFE_LITE_2_BCR 16
#define CAM_CC_IFE_LITE_3_BCR 17
#define CAM_CC_IPE_0_BCR 18
#define CAM_CC_IPE_1_BCR 19
#define CAM_CC_JPEG_BCR 20
#define CAM_CC_LRME_BCR 21
#define CAM_CC_MCLK0_BCR 22
#define CAM_CC_MCLK1_BCR 23
#define CAM_CC_MCLK2_BCR 24
#define CAM_CC_MCLK3_BCR 25
#define CAM_CC_MCLK4_BCR 26
#define CAM_CC_MCLK5_BCR 27
#define CAM_CC_MCLK6_BCR 28
#define CAM_CC_MCLK7_BCR 29
#endif
|
