File: and_sext.ll

package info (click to toggle)
llvm-3.1 3.1-1
  • links: PTS, VCS
  • area: main
  • in suites: wheezy
  • size: 80,224 kB
  • sloc: cpp: 491,014; asm: 110,971; ansic: 14,579; sh: 13,120; python: 6,152; ml: 4,719; makefile: 1,830; pascal: 1,553; perl: 874; xml: 283; lisp: 187; csh: 117; exp: 4
file content (28 lines) | stat: -rw-r--r-- 820 bytes parent folder | download | duplicates (10)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
; These tests should not contain a sign extend.
; RUN: llc < %s -march=ppc32 | not grep extsh
; RUN: llc < %s -march=ppc32 | not grep extsb

define i32 @test1(i32 %mode.0.i.0) {
        %tmp.79 = trunc i32 %mode.0.i.0 to i16
        %tmp.80 = sext i16 %tmp.79 to i32
        %tmp.81 = and i32 %tmp.80, 24
        ret i32 %tmp.81
}

define signext i16 @test2(i16 signext %X, i16 signext %x)  {
        %tmp = sext i16 %X to i32
        %tmp1 = sext i16 %x to i32
        %tmp2 = add i32 %tmp, %tmp1
        %tmp4 = ashr i32 %tmp2, 1
        %tmp5 = trunc i32 %tmp4 to i16
        %tmp45 = sext i16 %tmp5 to i32
        %retval = trunc i32 %tmp45 to i16
        ret i16 %retval
}

define signext i16 @test3(i32 zeroext %X)  {
        %tmp1 = lshr i32 %X, 16
        %tmp2 = trunc i32 %tmp1 to i16
        ret i16 %tmp2
}