File: formal-args-i1.ll

package info (click to toggle)
llvm-toolchain-11 1%3A11.0.1-2
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 995,808 kB
  • sloc: cpp: 4,767,656; ansic: 760,916; asm: 477,436; python: 170,940; objc: 69,804; lisp: 29,914; sh: 23,855; f90: 18,173; pascal: 7,551; perl: 7,471; ml: 5,603; awk: 3,489; makefile: 2,573; xml: 915; cs: 573; fortran: 503; javascript: 452
file content (17 lines) | stat: -rw-r--r-- 587 bytes parent folder | download | duplicates (14) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
; RUN: llc -march=hexagon < %s | FileCheck %s
; This tests validates the fact that the formal arguments of type scalar i1
; (passed using 32-bit register) is converted back to use predicate registers
; CHECK: [[P0:p[0-3]]] = tstbit(r0,#0)
; CHECK: [[R0:r[0-9]+]] = mux([[P0]],#3,r2)
; CHECK: memb(r1+#0) = [[R0]]

target triple = "hexagon"

define void @f0(i1 zeroext %a0, i8* nocapture %a1, i8 %a2) local_unnamed_addr #0 {
entry:
  %v0 = select i1 %a0, i8 3, i8 %a2
  store i8 %v0, i8* %a1, align 1
  ret void
}

attributes #0 = { norecurse nounwind optsize "target-cpu"="hexagonv60" }