File: elf-common.ll

package info (click to toggle)
llvm-toolchain-11 1%3A11.0.1-2
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 995,808 kB
  • sloc: cpp: 4,767,656; ansic: 760,916; asm: 477,436; python: 170,940; objc: 69,804; lisp: 29,914; sh: 23,855; f90: 18,173; pascal: 7,551; perl: 7,471; ml: 5,603; awk: 3,489; makefile: 2,573; xml: 915; cs: 573; fortran: 503; javascript: 452
file content (45 lines) | stat: -rw-r--r-- 1,617 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 -O0 < %s \
; RUN:    | FileCheck -check-prefix=NOOPT %s
; RUN: llc -relocation-model=static -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr8 < %s | FileCheck -check-prefix=STATIC %s
; RUN: llc -relocation-model=pic -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr8 < %s | FileCheck -check-prefix=PIC %s

; Test correct code generation for static and pic for loading and storing a common symbol 

@comm_glob = common global i32 0, align 4

define signext i32 @test_comm() nounwind {
; NOOPT-LABEL: test_comm:
; NOOPT:       # %bb.0: # %entry
; NOOPT-NEXT:    addis 3, 2, comm_glob@toc@ha
; NOOPT-NEXT:    addi 3, 3, comm_glob@toc@l
; NOOPT-NEXT:    lwz 4, 0(3)
; NOOPT-NEXT:    addi 5, 4, 1
; NOOPT-NEXT:    stw 5, 0(3)
; NOOPT-NEXT:    extsw 3, 4
; NOOPT-NEXT:    blr
;
; STATIC-LABEL: test_comm:
; STATIC:       # %bb.0: # %entry
; STATIC-NEXT:    addis 4, 2, comm_glob@toc@ha
; STATIC-NEXT:    lwa 3, comm_glob@toc@l(4)
; STATIC-NEXT:    addi 5, 3, 1
; STATIC-NEXT:    stw 5, comm_glob@toc@l(4)
; STATIC-NEXT:    blr
;
; PIC-LABEL: test_comm:
; PIC:       # %bb.0: # %entry
; PIC-NEXT:    addis 3, 2, .LC0@toc@ha
; PIC-NEXT:    ld 4, .LC0@toc@l(3)
; PIC-NEXT:    lwa 3, 0(4)
; PIC-NEXT:    addi 5, 3, 1
; PIC-NEXT:    stw 5, 0(4)
; PIC-NEXT:    blr
entry:
  %0 = load i32, i32* @comm_glob, align 4
  %inc = add nsw i32 %0, 1
  store i32 %inc, i32* @comm_glob, align 4
  ret i32 %0
}