1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
; RUN: opt -mtriple=amdgcn-amd-amdhsa -basic-aa -load-store-vectorizer -S -o - %s | FileCheck %s
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5"
; Checks that there is no crash when there are multiple tails
; for a the same head starting a chain.
@0 = internal addrspace(3) global [16384 x i32] undef
; CHECK-LABEL: @no_crash(
; CHECK: store <2 x i32> zeroinitializer
; CHECK: store i32 0
; CHECK: store i32 0
define amdgpu_kernel void @no_crash(i32 %arg) {
%tmp2 = add i32 %arg, 14
%tmp3 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %tmp2
%tmp4 = add i32 %arg, 15
%tmp5 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %tmp4
store i32 0, i32 addrspace(3)* %tmp3, align 4
store i32 0, i32 addrspace(3)* %tmp5, align 4
store i32 0, i32 addrspace(3)* %tmp5, align 4
store i32 0, i32 addrspace(3)* %tmp5, align 4
ret void
}
; Check adjiacent memory locations are properly matched and the
; longest chain vectorized
; CHECK-LABEL: @interleave_get_longest
; CHECK: load <4 x i32>
; CHECK: load i32
; CHECK: store <2 x i32> zeroinitializer
; CHECK: load i32
; CHECK: load i32
; CHECK: load i32
define amdgpu_kernel void @interleave_get_longest(i32 %arg) {
%a1 = add i32 %arg, 1
%a2 = add i32 %arg, 2
%a3 = add i32 %arg, 3
%a4 = add i32 %arg, 4
%tmp1 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %arg
%tmp2 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %a1
%tmp3 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %a2
%tmp4 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %a3
%tmp5 = getelementptr [16384 x i32], [16384 x i32] addrspace(3)* @0, i32 0, i32 %a4
%l1 = load i32, i32 addrspace(3)* %tmp2, align 4
%l2 = load i32, i32 addrspace(3)* %tmp1, align 4
store i32 0, i32 addrspace(3)* %tmp2, align 4
store i32 0, i32 addrspace(3)* %tmp1, align 4
%l3 = load i32, i32 addrspace(3)* %tmp2, align 4
%l4 = load i32, i32 addrspace(3)* %tmp3, align 4
%l5 = load i32, i32 addrspace(3)* %tmp4, align 4
%l6 = load i32, i32 addrspace(3)* %tmp5, align 4
%l7 = load i32, i32 addrspace(3)* %tmp5, align 4
%l8 = load i32, i32 addrspace(3)* %tmp5, align 4
ret void
}
|
