1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=arm -mattr=+v6t2 | FileCheck %s
%struct.F = type { [3 x i8], i8 }
@X = common global %struct.F zeroinitializer, align 4 ; <%struct.F*> [#uses=1]
define void @f1([1 x i32] %f.coerce0) nounwind {
; CHECK-LABEL: f1:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: movw r0, :lower16:X
; CHECK-NEXT: mov r2, #10
; CHECK-NEXT: movt r0, :upper16:X
; CHECK-NEXT: ldr r1, [r0]
; CHECK-NEXT: bfi r1, r2, #22, #4
; CHECK-NEXT: str r1, [r0]
; CHECK-NEXT: bx lr
entry:
%0 = load i32, i32* bitcast (%struct.F* @X to i32*), align 4 ; <i32> [#uses=1]
%1 = and i32 %0, -62914561 ; <i32> [#uses=1]
%2 = or i32 %1, 41943040 ; <i32> [#uses=1]
store i32 %2, i32* bitcast (%struct.F* @X to i32*), align 4
ret void
}
define i32 @f2(i32 %A, i32 %B) nounwind {
; CHECK-LABEL: f2:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsr r1, r1, #7
; CHECK-NEXT: bfi r0, r1, #7, #16
; CHECK-NEXT: bx lr
entry:
%and = and i32 %A, -8388481 ; <i32> [#uses=1]
%and2 = and i32 %B, 8388480 ; <i32> [#uses=1]
%or = or i32 %and2, %and ; <i32> [#uses=1]
ret i32 %or
}
define i32 @f3(i32 %A, i32 %B) nounwind {
; CHECK-LABEL: f3:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsr r0, r0, #7
; CHECK-NEXT: bfi r1, r0, #7, #16
; CHECK-NEXT: mov r0, r1
; CHECK-NEXT: bx lr
entry:
%and = and i32 %A, 8388480 ; <i32> [#uses=1]
%and2 = and i32 %B, -8388481 ; <i32> [#uses=1]
%or = or i32 %and2, %and ; <i32> [#uses=1]
ret i32 %or
}
; rdar://8752056
define i32 @f4(i32 %a) nounwind {
; CHECK-LABEL: f4:
; CHECK: @ %bb.0:
; CHECK-NEXT: movw r1, #3137
; CHECK-NEXT: bfi r1, r0, #15, #5
; CHECK-NEXT: mov r0, r1
; CHECK-NEXT: bx lr
%1 = shl i32 %a, 15
%ins7 = and i32 %1, 1015808
%ins12 = or i32 %ins7, 3137
ret i32 %ins12
}
; rdar://8458663
define i32 @f5(i32 %a, i32 %b) nounwind {
; CHECK-LABEL: f5:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: bfi r0, r1, #20, #4
; CHECK-NEXT: bx lr
entry:
%0 = and i32 %a, -15728641
%1 = shl i32 %b, 20
%2 = and i32 %1, 15728640
%3 = or i32 %2, %0
ret i32 %3
}
; rdar://9609030
define i32 @f6(i32 %a, i32 %b) nounwind readnone {
; CHECK-LABEL: f6:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: bfi r0, r1, #8, #9
; CHECK-NEXT: bx lr
entry:
%and = and i32 %a, -130817
%and2 = shl i32 %b, 8
%shl = and i32 %and2, 130816
%or = or i32 %shl, %and
ret i32 %or
}
define i32 @f7(i32 %x, i32 %y) {
; CHECK-LABEL: f7:
; CHECK: @ %bb.0:
; CHECK-NEXT: lsr r2, r0, #2
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: bfi r0, r2, #4, #1
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 16
%cmp = icmp ne i32 %and, 0
%sel = select i1 %cmp, i32 %or, i32 %y2
ret i32 %sel
}
define i32 @f8(i32 %x, i32 %y) {
; CHECK-LABEL: f8:
; CHECK: @ %bb.0:
; CHECK-NEXT: lsr r2, r0, #2
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: bfi r0, r2, #4, #1
; CHECK-NEXT: bfi r0, r2, #5, #1
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 48
%cmp = icmp ne i32 %and, 0
%sel = select i1 %cmp, i32 %or, i32 %y2
ret i32 %sel
}
define i32 @f9(i32 %x, i32 %y) {
; CHECK-LABEL: f9:
; CHECK: @ %bb.0:
; CHECK-NEXT: bic r1, r1, #255
; CHECK-NEXT: tst r0, #4
; CHECK-NEXT: orreq r1, r1, #48
; CHECK-NEXT: mov r0, r1
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 48
%cmp = icmp ne i32 %and, 0
%sel = select i1 %cmp, i32 %y2, i32 %or
ret i32 %sel
}
define i32 @f10(i32 %x, i32 %y) {
; CHECK-LABEL: f10:
; CHECK: @ %bb.0:
; CHECK-NEXT: lsr r2, r0, #1
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: bfi r0, r2, #4, #2
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 32
%cmp = icmp ne i32 %and, 0
%sel = select i1 %cmp, i32 %or, i32 %y2
%aand = and i32 %x, 2
%aor = or i32 %sel, 16
%acmp = icmp ne i32 %aand, 0
%asel = select i1 %acmp, i32 %aor, i32 %sel
ret i32 %asel
}
define i32 @f11(i32 %x, i32 %y) {
; CHECK-LABEL: f11:
; CHECK: @ %bb.0:
; CHECK-NEXT: lsr r2, r0, #1
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: bfi r0, r2, #4, #3
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 32
%cmp = icmp ne i32 %and, 0
%sel = select i1 %cmp, i32 %or, i32 %y2
%aand = and i32 %x, 2
%aor = or i32 %sel, 16
%acmp = icmp ne i32 %aand, 0
%asel = select i1 %acmp, i32 %aor, i32 %sel
%band = and i32 %x, 8
%bor = or i32 %asel, 64
%bcmp = icmp ne i32 %band, 0
%bsel = select i1 %bcmp, i32 %bor, i32 %asel
ret i32 %bsel
}
define i32 @f12(i32 %x, i32 %y) {
; CHECK-LABEL: f12:
; CHECK: @ %bb.0:
; CHECK-NEXT: lsr r2, r0, #2
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: bfi r0, r2, #4, #1
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 16
%cmp = icmp eq i32 %and, 0
%sel = select i1 %cmp, i32 %y2, i32 %or
ret i32 %sel
}
define i32 @f13(i32 %x, i32 %y) {
; CHECK-LABEL: f13:
; CHECK: @ %bb.0:
; CHECK-NEXT: and r2, r0, #4
; CHECK-NEXT: bic r0, r1, #255
; CHECK-NEXT: cmp r2, #42
; CHECK-NEXT: orrne r0, r0, #16
; CHECK-NEXT: bx lr
%y2 = and i32 %y, 4294967040 ; 0xFFFFFF00
%and = and i32 %x, 4
%or = or i32 %y2, 16
%cmp = icmp eq i32 %and, 42 ; Not comparing against zero!
%sel = select i1 %cmp, i32 %y2, i32 %or
ret i32 %sel
}
|
