1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
; RUN: llc < %s -mtriple=thumbv8m.base | FileCheck %s
; RUN: llc < %s -mtriple=thumbebv8m.base | FileCheck %s
define i32 @test_tt(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.tt(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_tt:
; CHECK: tt r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.tt(i8*) #1
define i32 @test_ttt(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.ttt(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_ttt:
; CHECK: ttt r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.ttt(i8*) #1
define i32 @test_tta(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.tta(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_tta:
; CHECK: tta r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.tta(i8*) #1
define i32 @test_ttat(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.ttat(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_ttat:
; CHECK: ttat r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.ttat(i8*) #1
attributes #0 = { nounwind readnone "target-features"="+8msecext"}
attributes #1 = { nounwind readnone }
|
