1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=+mve.fp %s -o 2>/dev/null - | FileCheck --check-prefix NOGATSCAT %s
; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=-mve -enable-arm-maskedgatscat %s -o 2>/dev/null - | FileCheck --check-prefix NOMVE %s
define arm_aapcs_vfpcc <4 x i32> @unscaled_i32_i32_gather(i8* %base, <4 x i32>* %offptr) {
; NOGATSCAT-LABEL: unscaled_i32_i32_gather:
; NOGATSCAT: @ %bb.0: @ %entry
; NOGATSCAT-NEXT: vldrw.u32 q0, [r1]
; NOGATSCAT-NEXT: vadd.i32 q0, q0, r0
; NOGATSCAT-NEXT: vmov r0, s0
; NOGATSCAT-NEXT: vmov r3, s1
; NOGATSCAT-NEXT: vmov r1, s2
; NOGATSCAT-NEXT: vmov r2, s3
; NOGATSCAT-NEXT: ldr r0, [r0]
; NOGATSCAT-NEXT: ldr r3, [r3]
; NOGATSCAT-NEXT: vmov.32 q0[0], r0
; NOGATSCAT-NEXT: ldr r1, [r1]
; NOGATSCAT-NEXT: vmov.32 q0[1], r3
; NOGATSCAT-NEXT: ldr r2, [r2]
; NOGATSCAT-NEXT: vmov.32 q0[2], r1
; NOGATSCAT-NEXT: vmov.32 q0[3], r2
; NOGATSCAT-NEXT: bx lr
;
; NOMVE-LABEL: unscaled_i32_i32_gather:
; NOMVE: @ %bb.0: @ %entry
; NOMVE-NEXT: .save {r4, lr}
; NOMVE-NEXT: push {r4, lr}
; NOMVE-NEXT: ldm.w r1, {r2, r3, lr}
; NOMVE-NEXT: ldr r4, [r1, #12]
; NOMVE-NEXT: ldr.w r12, [r0, r2]
; NOMVE-NEXT: ldr r1, [r0, r3]
; NOMVE-NEXT: ldr.w r2, [r0, lr]
; NOMVE-NEXT: ldr r3, [r0, r4]
; NOMVE-NEXT: mov r0, r12
; NOMVE-NEXT: pop {r4, pc}
entry:
%offs = load <4 x i32>, <4 x i32>* %offptr, align 4
%byte_ptrs = getelementptr inbounds i8, i8* %base, <4 x i32> %offs
%ptrs = bitcast <4 x i8*> %byte_ptrs to <4 x i32*>
%gather = call <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*> %ptrs, i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>, <4 x i32> undef)
ret <4 x i32> %gather
}
declare <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*>, i32, <4 x i1>, <4 x i32>)
define arm_aapcs_vfpcc void @unscaled_i32_i8_scatter(i8* %base, <4 x i8>* %offptr, <4 x i32> %input) {
; NOGATSCAT-LABEL: unscaled_i32_i8_scatter:
; NOGATSCAT: @ %bb.0: @ %entry
; NOGATSCAT-NEXT: vldrb.u32 q1, [r1]
; NOGATSCAT-NEXT: vmov r1, s0
; NOGATSCAT-NEXT: vadd.i32 q1, q1, r0
; NOGATSCAT-NEXT: vmov r0, s4
; NOGATSCAT-NEXT: str r1, [r0]
; NOGATSCAT-NEXT: vmov r0, s5
; NOGATSCAT-NEXT: vmov r1, s1
; NOGATSCAT-NEXT: str r1, [r0]
; NOGATSCAT-NEXT: vmov r0, s6
; NOGATSCAT-NEXT: vmov r1, s2
; NOGATSCAT-NEXT: str r1, [r0]
; NOGATSCAT-NEXT: vmov r0, s7
; NOGATSCAT-NEXT: vmov r1, s3
; NOGATSCAT-NEXT: str r1, [r0]
; NOGATSCAT-NEXT: bx lr
;
; NOMVE-LABEL: unscaled_i32_i8_scatter:
; NOMVE: @ %bb.0: @ %entry
; NOMVE-NEXT: .save {r4, lr}
; NOMVE-NEXT: push {r4, lr}
; NOMVE-NEXT: ldrb.w r12, [r1]
; NOMVE-NEXT: ldrb.w lr, [r1, #1]
; NOMVE-NEXT: ldrb r4, [r1, #2]
; NOMVE-NEXT: ldrb r1, [r1, #3]
; NOMVE-NEXT: str.w r2, [r0, r12]
; NOMVE-NEXT: ldr r2, [sp, #8]
; NOMVE-NEXT: str.w r3, [r0, lr]
; NOMVE-NEXT: str r2, [r0, r4]
; NOMVE-NEXT: ldr r2, [sp, #12]
; NOMVE-NEXT: str r2, [r0, r1]
; NOMVE-NEXT: pop {r4, pc}
entry:
%offs = load <4 x i8>, <4 x i8>* %offptr, align 1
%offs.zext = zext <4 x i8> %offs to <4 x i32>
%byte_ptrs = getelementptr inbounds i8, i8* %base, <4 x i32> %offs.zext
%ptrs = bitcast <4 x i8*> %byte_ptrs to <4 x i32*>
call void @llvm.masked.scatter.v4i32.v4p0i32(<4 x i32> %input, <4 x i32*> %ptrs, i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
ret void
}
declare void @llvm.masked.scatter.v4i32.v4p0i32(<4 x i32>, <4 x i32*>, i32, <4 x i1>)
|
