File: 2010-02-23-DIV8rDefinesAX.ll

package info (click to toggle)
llvm-toolchain-11 1%3A11.0.1-2~deb10u1
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 995,836 kB
  • sloc: cpp: 4,767,656; ansic: 760,916; asm: 477,436; python: 170,940; objc: 69,804; lisp: 29,914; sh: 23,855; f90: 18,173; pascal: 7,551; perl: 7,471; ml: 5,603; awk: 3,489; makefile: 2,573; xml: 915; cs: 573; fortran: 503; javascript: 452
file content (20 lines) | stat: -rw-r--r-- 766 bytes parent folder | download | duplicates (28) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
; RUN: llc < %s
; PR6374
;
; This test produces a DIV8r instruction and uses %AX instead of %AH and %AL.
; The DIV8r must have the right imp-defs for that to work.
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
target triple = "x86_64-apple-darwin10.0.0"

%struct._i386_state = type { %union.anon }
%union.anon = type { [0 x i8] }

define void @i386_aam(%struct._i386_state* nocapture %cpustate) nounwind ssp {
entry:
  %call = tail call fastcc signext i8 @FETCH()    ; <i8> [#uses=1]
  %rem = urem i8 0, %call                         ; <i8> [#uses=1]
  store i8 %rem, i8* undef
  ret void
}

declare fastcc signext i8 @FETCH() nounwind readnone ssp