File: 2011-03-09-Physreg-Coalescing.ll

package info (click to toggle)
llvm-toolchain-11 1%3A11.0.1-2~deb10u1
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 995,836 kB
  • sloc: cpp: 4,767,656; ansic: 760,916; asm: 477,436; python: 170,940; objc: 69,804; lisp: 29,914; sh: 23,855; f90: 18,173; pascal: 7,551; perl: 7,471; ml: 5,603; awk: 3,489; makefile: 2,573; xml: 915; cs: 573; fortran: 503; javascript: 452
file content (22 lines) | stat: -rw-r--r-- 903 bytes parent folder | download | duplicates (20) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
; RUN: llc -mcpu=yonah < %s
; PR9438
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32"
target triple = "i386-unknown-freebsd9.0"

; The 'call fastcc' ties down %ebx, %ecx, and %edx.
; A MUL8r ties down %al, leaving no GR32_ABCD registers available.
; The coalescer can easily overallocate physical registers,
; and register allocation fails.

declare fastcc i8* @save_string(i8* %d, i8* nocapture %s) nounwind

define i32 @cvtchar(i8* nocapture %sp) nounwind {
  %temp.i = alloca [2 x i8], align 1
  %tmp1 = load i8, i8* %sp, align 1
  %div = udiv i8 %tmp1, 10
  %rem = urem i8 %div, 10
  %arrayidx.i = getelementptr inbounds [2 x i8], [2 x i8]* %temp.i, i32 0, i32 0
  store i8 %rem, i8* %arrayidx.i, align 1
  %call.i = call fastcc i8* @save_string(i8* %sp, i8* %arrayidx.i) nounwind
  ret i32 undef
}