package info
(click to toggle)
llvm-toolchain-13 1%3A13.0.1-11
- links: PTS, VCS
- area: main
- in suites: bookworm
- size: 1,418,840 kB
- sloc: cpp: 5,290,826; ansic: 996,570; asm: 544,593; python: 188,212; objc: 72,027; lisp: 30,291; f90: 25,395; sh: 24,898; javascript: 9,780; pascal: 9,398; perl: 7,484; ml: 5,432; awk: 3,523; makefile: 2,913; xml: 953; cs: 573; fortran: 539
Folder: altera-kernel-name-restriction
 |
.. (parent) | |||
|
d | rwxr-xr-x | 28 | otherdir |
|
d | rwxr-xr-x | 83 | some |
|
d | rwxr-xr-x | 31 | somedir |
|
d | rwxr-xr-x | 69 | uppercase |
 |
- | rw-r--r-- | 26 | Verilog.cl |
|
- | rw-r--r-- | 25 | kernel.cl |
|
- | rw-r--r-- | 26 | kernel.h |
|
- | rw-r--r-- | 31 | other_Verilog.cl |
|
- | rw-r--r-- | 29 | otherthing.cl |
|
- | rw-r--r-- | 29 | some_kernel.cl |
|
- | rw-r--r-- | 24 | thing.h |
|
- | rw-r--r-- | 27 | verilog.h |
|
- | rw-r--r-- | 24 | vhdl.CL |
|
- | rw-r--r-- | 24 | vhdl.h |
|
- | rw-r--r-- | 32 | vhdl_number_two.cl |