1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-linux-gnu -O0 -run-pass=legalizer %s -o - -global-isel-abort=1 | FileCheck %s
---
name: v8s16
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v8s16
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: %val:_(s16) = G_CONSTANT i16 42
; CHECK: [[IVEC:%[0-9]+]]:_(<8 x s16>) = G_INSERT_VECTOR_ELT [[COPY]], %val(s16), [[C]](s32)
; CHECK: $q0 = COPY [[IVEC]](<8 x s16>)
; CHECK: RET_ReallyLR
%0:_(<8 x s16>) = COPY $q0
%1:_(s32) = G_CONSTANT i32 1
%val:_(s16) = G_CONSTANT i16 42
%2:_(<8 x s16>) = G_INSERT_VECTOR_ELT %0(<8 x s16>), %val(s16), %1(s32)
$q0 = COPY %2(<8 x s16>)
RET_ReallyLR
...
---
name: v2s32
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v2s32
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: %val:_(s32) = G_CONSTANT i32 42
; CHECK: [[IVEC:%[0-9]+]]:_(<2 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], %val(s32), [[C]](s32)
; CHECK: $d0 = COPY [[IVEC]](<2 x s32>)
; CHECK: RET_ReallyLR
%0:_(<2 x s32>) = COPY $d0
%1:_(s32) = G_CONSTANT i32 1
%val:_(s32) = G_CONSTANT i32 42
%2:_(<2 x s32>) = G_INSERT_VECTOR_ELT %0(<2 x s32>), %val(s32), %1(s32)
$d0 = COPY %2(<2 x s32>)
RET_ReallyLR
...
---
name: v4s32
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v4s32
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: %val:_(s32) = G_CONSTANT i32 42
; CHECK: [[IVEC:%[0-9]+]]:_(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], %val(s32), [[C]](s32)
; CHECK: $q0 = COPY [[IVEC]](<4 x s32>)
; CHECK: RET_ReallyLR
%0:_(<4 x s32>) = COPY $q0
%1:_(s32) = G_CONSTANT i32 1
%val:_(s32) = G_CONSTANT i32 42
%2:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0(<4 x s32>), %val(s32), %1(s32)
$q0 = COPY %2(<4 x s32>)
RET_ReallyLR
...
---
name: v2s64
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v2s64
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s64>) = COPY $q0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: %val:_(s64) = G_CONSTANT i64 42
; CHECK: [[IVEC:%[0-9]+]]:_(<2 x s64>) = G_INSERT_VECTOR_ELT [[COPY]], %val(s64), [[C]](s32)
; CHECK: $q0 = COPY [[IVEC]](<2 x s64>)
; CHECK: RET_ReallyLR
%0:_(<2 x s64>) = COPY $q0
%1:_(s32) = G_CONSTANT i32 1
%val:_(s64) = G_CONSTANT i64 42
%2:_(<2 x s64>) = G_INSERT_VECTOR_ELT %0(<2 x s64>), %val(s64), %1(s32)
$q0 = COPY %2(<2 x s64>)
RET_ReallyLR
...
|
