1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
//===------ riscv.cpp - Generic JITLink riscv edge kinds, utilities -------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// Generic utilities for graphs representing riscv objects.
//
//===----------------------------------------------------------------------===//
#include "llvm/ExecutionEngine/JITLink/riscv.h"
#define DEBUG_TYPE "jitlink"
namespace llvm {
namespace jitlink {
namespace riscv {
const char *getEdgeKindName(Edge::Kind K) {
switch (K) {
case R_RISCV_32:
return "R_RISCV_32";
case R_RISCV_64:
return "R_RISCV_64";
case R_RISCV_BRANCH:
return "R_RISCV_BRANCH";
case R_RISCV_HI20:
return "R_RISCV_HI20";
case R_RISCV_LO12_I:
return "R_RISCV_LO12_I";
case R_RISCV_PCREL_HI20:
return "R_RISCV_PCREL_HI20";
case R_RISCV_PCREL_LO12_I:
return "R_RISCV_PCREL_LO12_I";
case R_RISCV_PCREL_LO12_S:
return "R_RISCV_PCREL_LO12_S";
case R_RISCV_CALL:
return "R_RISCV_CALL";
case R_RISCV_32_PCREL:
return "R_RISCV_32_PCREL";
case R_RISCV_ADD64:
return "R_RISCV_ADD64";
case R_RISCV_ADD32:
return "R_RISCV_ADD32";
case R_RISCV_ADD16:
return "R_RISCV_ADD16";
case R_RISCV_ADD8:
return "R_RISCV_ADD8";
case R_RISCV_SUB64:
return "R_RISCV_SUB64";
case R_RISCV_SUB32:
return "R_RISCV_SUB32";
case R_RISCV_SUB16:
return "R_RISCV_SUB16";
case R_RISCV_SUB8:
return "R_RISCV_SUB8";
case R_RISCV_SET6:
return "R_RISCV_SET6";
case R_RISCV_SET8:
return "R_RISCV_SET8";
case R_RISCV_SET16:
return "R_RISCV_SET16";
case R_RISCV_SET32:
return "R_RISCV_SET32";
}
return getGenericEdgeKindName(K);
}
} // namespace riscv
} // namespace jitlink
} // namespace llvm
|
