File: arm64-srl-and.ll

package info (click to toggle)
llvm-toolchain-14 1%3A14.0.6-12
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,496,180 kB
  • sloc: cpp: 5,593,972; ansic: 986,872; asm: 585,869; python: 184,223; objc: 72,530; lisp: 31,119; f90: 27,793; javascript: 9,780; pascal: 9,762; sh: 9,482; perl: 7,468; ml: 5,432; awk: 3,523; makefile: 2,538; xml: 953; cs: 573; fortran: 567
file content (31 lines) | stat: -rw-r--r-- 870 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
 
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-linux-gnu -O3 < %s | FileCheck %s

; This used to miscompile:
; The 16-bit -1 should not become 32-bit -1 (sub w8, w8, #1).

@g = global i16 0, align 4
define i32 @srl_and()  {
; CHECK-LABEL: srl_and:
; CHECK:       // %bb.0: // %entry
; CHECK-NEXT:    adrp x8, :got:g
; CHECK-NEXT:    mov w9, #50
; CHECK-NEXT:    ldr x8, [x8, :got_lo12:g]
; CHECK-NEXT:    ldrh w8, [x8]
; CHECK-NEXT:    eor w8, w8, w9
; CHECK-NEXT:    mov w9, #65535
; CHECK-NEXT:    add w8, w8, w9
; CHECK-NEXT:    and w0, w8, w8, lsr #16
; CHECK-NEXT:    ret
entry:
  %0 = load i16, i16* @g, align 4
  %1 = xor i16 %0, 50
  %tobool = icmp ne i16 %1, 0
  %lor.ext = zext i1 %tobool to i32
  %sub = add i16 %1, -1

  %srl = zext i16 %sub to i32
  %and = and i32 %srl, %lor.ext

  ret i32 %and
}