1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -o - %s -mtriple=aarch64-none-linux-gnu | FileCheck --check-prefixes=CHECK,CHECK-FP %s
; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64-none-linux-gnu -mattr=-fp-armv8 | FileCheck --check-prefixes=CHECK,CHECK-NOFP %s
@var_8bit = dso_local global i8 0
@var_16bit = dso_local global i16 0
@var_32bit = dso_local global i32 0
@var_64bit = dso_local global i64 0
@var_float = dso_local global float 0.0
@var_double = dso_local global double 0.0
define i32 @ld_s8_32() {
; CHECK-LABEL: ld_s8_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: ldrsb w0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_sext32 = load i8, i8* @var_8bit
%val32_signed = sext i8 %val8_sext32 to i32
ret i32 %val32_signed
}
define i32 @ld_u8_32() {
; CHECK-LABEL: ld_u8_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: ldrb w0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_zext32 = load i8, i8* @var_8bit
%val32_unsigned = zext i8 %val8_zext32 to i32
ret i32 %val32_unsigned
}
define i64 @ld_s8_64() {
; CHECK-LABEL: ld_s8_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: ldrsb x0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_sext64 = load i8, i8* @var_8bit
%val64_signed = sext i8 %val8_sext64 to i64
ret i64 %val64_signed
}
define i64 @ld_u8_64() {
; CHECK-LABEL: ld_u8_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: ldrb w0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_zext64 = load i8, i8* @var_8bit
%val64_unsigned = zext i8 %val8_zext64 to i64
ret i64 %val64_unsigned
}
define i8 @ld_a8_8() {
; CHECK-LABEL: ld_a8_8:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: ldrb w8, [x8, :lo12:var_8bit]
; CHECK-NEXT: add w0, w8, #1
; CHECK-NEXT: ret
%val8_anyext = load i8, i8* @var_8bit
%newval8 = add i8 %val8_anyext, 1
ret i8 %newval8
}
define void @st_i32_8(i32 %val32) {
; CHECK-LABEL: st_i32_8:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: strb w0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_trunc32 = trunc i32 %val32 to i8
store i8 %val8_trunc32, i8* @var_8bit
ret void
}
define void @st_i64_8(i64 %val64) {
; CHECK-LABEL: st_i64_8:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_8bit
; CHECK-NEXT: strb w0, [x8, :lo12:var_8bit]
; CHECK-NEXT: ret
%val8_trunc64 = trunc i64 %val64 to i8
store i8 %val8_trunc64, i8* @var_8bit
ret void
}
define i32 @ld_s16_32() {
; CHECK-LABEL: ld_s16_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: ldrsh w0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_sext32 = load i16, i16* @var_16bit
%val32_signed = sext i16 %val16_sext32 to i32
ret i32 %val32_signed
}
define i32 @ld_u16_32() {
; CHECK-LABEL: ld_u16_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: ldrh w0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_zext32 = load i16, i16* @var_16bit
%val32_unsigned = zext i16 %val16_zext32 to i32
ret i32 %val32_unsigned
}
define i64 @ld_s16_64() {
; CHECK-LABEL: ld_s16_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: ldrsh x0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_sext64 = load i16, i16* @var_16bit
%val64_signed = sext i16 %val16_sext64 to i64
ret i64 %val64_signed
}
define i64 @ld_u16_64() {
; CHECK-LABEL: ld_u16_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: ldrh w0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_zext64 = load i16, i16* @var_16bit
%val64_unsigned = zext i16 %val16_zext64 to i64
ret i64 %val64_unsigned
}
define i16 @ld_a16_16() {
; CHECK-LABEL: ld_a16_16:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: ldrh w8, [x8, :lo12:var_16bit]
; CHECK-NEXT: add w0, w8, #1
; CHECK-NEXT: ret
%val16_anyext = load i16, i16* @var_16bit
%newval16 = add i16 %val16_anyext, 1
ret i16 %newval16
}
define void @st_i32_16(i32 %val32) {
; CHECK-LABEL: st_i32_16:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: strh w0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_trunc32 = trunc i32 %val32 to i16
store i16 %val16_trunc32, i16* @var_16bit
ret void
}
define void @st_i64_16(i64 %val64) {
; CHECK-LABEL: st_i64_16:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_16bit
; CHECK-NEXT: strh w0, [x8, :lo12:var_16bit]
; CHECK-NEXT: ret
%val16_trunc64 = trunc i64 %val64 to i16
store i16 %val16_trunc64, i16* @var_16bit
ret void
}
define i64 @ld_s32_64() {
; CHECK-LABEL: ld_s32_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_32bit
; CHECK-NEXT: ldrsw x0, [x8, :lo12:var_32bit]
; CHECK-NEXT: ret
%val32_sext64 = load i32, i32* @var_32bit
%val64_signed = sext i32 %val32_sext64 to i64
ret i64 %val64_signed
}
define i64 @ld_u32_64() {
; CHECK-LABEL: ld_u32_64:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_32bit
; CHECK-NEXT: ldr w0, [x8, :lo12:var_32bit]
; CHECK-NEXT: ret
%val32_zext64 = load i32, i32* @var_32bit
%val64_unsigned = zext i32 %val32_zext64 to i64
ret i64 %val64_unsigned
}
define i32 @ld_a32_32() {
; CHECK-LABEL: ld_a32_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_32bit
; CHECK-NEXT: ldr w8, [x8, :lo12:var_32bit]
; CHECK-NEXT: add w0, w8, #1
; CHECK-NEXT: ret
%val32_anyext = load i32, i32* @var_32bit
%newval32 = add i32 %val32_anyext, 1
ret i32 %newval32
}
define void @st_i64_32(i64 %val64) {
; CHECK-LABEL: st_i64_32:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, var_32bit
; CHECK-NEXT: str w0, [x8, :lo12:var_32bit]
; CHECK-NEXT: ret
%val32_trunc64 = trunc i64 %val64 to i32
store i32 %val32_trunc64, i32* @var_32bit
ret void
}
@arr8 = dso_local global i8* null
@arr16 = dso_local global i16* null
@arr32 = dso_local global i32* null
@arr64 = dso_local global i64* null
; Now check that our selection copes with accesses more complex than a
; single symbol. Permitted offsets should be folded into the loads and
; stores. Since all forms use the same Operand it's only necessary to
; check the various access-sizes involved.
define i8 @ld_i8_1(i8* %arr8_addr) {
; CHECK-LABEL: ld_i8_1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w0, [x0, #1]
; CHECK-NEXT: ret
%arr8_sub1_addr = getelementptr i8, i8* %arr8_addr, i64 1
%arr8_sub1 = load volatile i8, i8* %arr8_sub1_addr
ret i8 %arr8_sub1
}
define i8 @ld_i8_4095(i8* %arr8_addr) {
; CHECK-LABEL: ld_i8_4095:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w0, [x0, #4095]
; CHECK-NEXT: ret
%arr8_sub4095_addr = getelementptr i8, i8* %arr8_addr, i64 4095
%arr8_sub4095 = load volatile i8, i8* %arr8_sub4095_addr
ret i8 %arr8_sub4095
}
define i16 @ld_i16_1(i16* %arr16_addr) {
; CHECK-LABEL: ld_i16_1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrh w0, [x0, #2]
; CHECK-NEXT: ret
%arr16_sub1_addr = getelementptr i16, i16* %arr16_addr, i64 1
%arr16_sub1 = load volatile i16, i16* %arr16_sub1_addr
ret i16 %arr16_sub1
}
define i16 @ld_i16_4095(i16* %arr16_addr) {
; CHECK-LABEL: ld_i16_4095:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrh w0, [x0, #8190]
; CHECK-NEXT: ret
%arr16_sub4095_addr = getelementptr i16, i16* %arr16_addr, i64 4095
%arr16_sub4095 = load volatile i16, i16* %arr16_sub4095_addr
ret i16 %arr16_sub4095
}
define i32 @ld_i32_1(i32* %arr32_addr) {
; CHECK-LABEL: ld_i32_1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr w0, [x0, #4]
; CHECK-NEXT: ret
%arr32_sub1_addr = getelementptr i32, i32* %arr32_addr, i64 1
%arr32_sub1 = load volatile i32, i32* %arr32_sub1_addr
ret i32 %arr32_sub1
}
define i32 @ld_i32_4095(i32* %arr32_addr) {
; CHECK-LABEL: ld_i32_4095:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr w0, [x0, #16380]
; CHECK-NEXT: ret
%arr32_sub4095_addr = getelementptr i32, i32* %arr32_addr, i64 4095
%arr32_sub4095 = load volatile i32, i32* %arr32_sub4095_addr
ret i32 %arr32_sub4095
}
define i64 @ld_i64_1(i64* %arr64_addr) {
; CHECK-LABEL: ld_i64_1:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr x0, [x0, #8]
; CHECK-NEXT: ret
%arr64_sub1_addr = getelementptr i64, i64* %arr64_addr, i64 1
%arr64_sub1 = load volatile i64, i64* %arr64_sub1_addr
ret i64 %arr64_sub1
}
define i64 @ld_i64_4095(i64* %arr64_addr) {
; CHECK-LABEL: ld_i64_4095:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr x0, [x0, #32760]
; CHECK-NEXT: ret
%arr64_sub4095_addr = getelementptr i64, i64* %arr64_addr, i64 4095
%arr64_sub4095 = load volatile i64, i64* %arr64_sub4095_addr
ret i64 %arr64_sub4095
}
define dso_local void @ldst_float() {
; CHECK-FP-LABEL: ldst_float:
; CHECK-FP: // %bb.0:
; CHECK-FP-NEXT: adrp x8, var_float
; CHECK-FP-NEXT: ldr s0, [x8, :lo12:var_float]
; CHECK-FP-NEXT: str s0, [x8, :lo12:var_float]
; CHECK-FP-NEXT: ret
;
; CHECK-NOFP-LABEL: ldst_float:
; CHECK-NOFP: // %bb.0:
; CHECK-NOFP-NEXT: adrp x8, var_float
; CHECK-NOFP-NEXT: ldr w9, [x8, :lo12:var_float]
; CHECK-NOFP-NEXT: str w9, [x8, :lo12:var_float]
; CHECK-NOFP-NEXT: ret
%valfp = load volatile float, float* @var_float
store volatile float %valfp, float* @var_float
ret void
}
define dso_local void @ldst_double() {
; CHECK-FP-LABEL: ldst_double:
; CHECK-FP: // %bb.0:
; CHECK-FP-NEXT: adrp x8, var_double
; CHECK-FP-NEXT: ldr d0, [x8, :lo12:var_double]
; CHECK-FP-NEXT: str d0, [x8, :lo12:var_double]
; CHECK-FP-NEXT: ret
;
; CHECK-NOFP-LABEL: ldst_double:
; CHECK-NOFP: // %bb.0:
; CHECK-NOFP-NEXT: adrp x8, var_double
; CHECK-NOFP-NEXT: ldr x9, [x8, :lo12:var_double]
; CHECK-NOFP-NEXT: str x9, [x8, :lo12:var_double]
; CHECK-NOFP-NEXT: ret
%valfp = load volatile double, double* @var_double
store volatile double %valfp, double* @var_double
ret void
}
|
