1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -verify-machineinstrs -mtriple=aarch64-none-linux-gnu -mattr=+neon | FileCheck %s
define <8 x i8> @movi8b() {
; CHECK-LABEL: movi8b:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.8b, #8
; CHECK-NEXT: ret
ret <8 x i8> < i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8 >
}
define <16 x i8> @movi16b() {
; CHECK-LABEL: movi16b:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.16b, #8
; CHECK-NEXT: ret
ret <16 x i8> < i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8 >
}
define <2 x i32> @movi2s_lsl0() {
; CHECK-LABEL: movi2s_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0x0000ff000000ff
; CHECK-NEXT: ret
ret <2 x i32> < i32 255, i32 255 >
}
define <2 x i32> @movi2s_lsl8() {
; CHECK-LABEL: movi2s_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0x00ff000000ff00
; CHECK-NEXT: ret
ret <2 x i32> < i32 65280, i32 65280 >
}
define <2 x i32> @movi2s_lsl16() {
; CHECK-LABEL: movi2s_lsl16:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xff000000ff0000
; CHECK-NEXT: ret
ret <2 x i32> < i32 16711680, i32 16711680 >
}
define <2 x i32> @movi2s_lsl24() {
; CHECK-LABEL: movi2s_lsl24:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xff000000ff000000
; CHECK-NEXT: ret
ret <2 x i32> < i32 4278190080, i32 4278190080 >
}
define <4 x i32> @movi4s_lsl0() {
; CHECK-LABEL: movi4s_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0x0000ff000000ff
; CHECK-NEXT: ret
ret <4 x i32> < i32 255, i32 255, i32 255, i32 255 >
}
define <4 x i32> @movi4s_lsl8() {
; CHECK-LABEL: movi4s_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0x00ff000000ff00
; CHECK-NEXT: ret
ret <4 x i32> < i32 65280, i32 65280, i32 65280, i32 65280 >
}
define <4 x i32> @movi4s_lsl16() {
; CHECK-LABEL: movi4s_lsl16:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xff000000ff0000
; CHECK-NEXT: ret
ret <4 x i32> < i32 16711680, i32 16711680, i32 16711680, i32 16711680 >
}
define <4 x i32> @movi4s_lsl24() {
; CHECK-LABEL: movi4s_lsl24:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xff000000ff000000
; CHECK-NEXT: ret
ret <4 x i32> < i32 4278190080, i32 4278190080, i32 4278190080, i32 4278190080 >
}
define <4 x i16> @movi4h_lsl0() {
; CHECK-LABEL: movi4h_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xff00ff00ff00ff
; CHECK-NEXT: ret
ret <4 x i16> < i16 255, i16 255, i16 255, i16 255 >
}
define <4 x i16> @movi4h_lsl8() {
; CHECK-LABEL: movi4h_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xff00ff00ff00ff00
; CHECK-NEXT: ret
ret <4 x i16> < i16 65280, i16 65280, i16 65280, i16 65280 >
}
define <8 x i16> @movi8h_lsl0() {
; CHECK-LABEL: movi8h_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xff00ff00ff00ff
; CHECK-NEXT: ret
ret <8 x i16> < i16 255, i16 255, i16 255, i16 255, i16 255, i16 255, i16 255, i16 255 >
}
define <8 x i16> @movi8h_lsl8() {
; CHECK-LABEL: movi8h_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xff00ff00ff00ff00
; CHECK-NEXT: ret
ret <8 x i16> < i16 65280, i16 65280, i16 65280, i16 65280, i16 65280, i16 65280, i16 65280, i16 65280 >
}
define <2 x i32> @mvni2s_lsl0() {
; CHECK-LABEL: mvni2s_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16
; CHECK-NEXT: ret
ret <2 x i32> < i32 4294967279, i32 4294967279 >
}
define <2 x i32> @mvni2s_lsl8() {
; CHECK-LABEL: mvni2s_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16, lsl #8
; CHECK-NEXT: ret
ret <2 x i32> < i32 4294963199, i32 4294963199 >
}
define <2 x i32> @mvni2s_lsl16() {
; CHECK-LABEL: mvni2s_lsl16:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16, lsl #16
; CHECK-NEXT: ret
ret <2 x i32> < i32 4293918719, i32 4293918719 >
}
define <2 x i32> @mvni2s_lsl24() {
; CHECK-LABEL: mvni2s_lsl24:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16, lsl #24
; CHECK-NEXT: ret
ret <2 x i32> < i32 4026531839, i32 4026531839 >
}
define <4 x i32> @mvni4s_lsl0() {
; CHECK-LABEL: mvni4s_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16
; CHECK-NEXT: ret
ret <4 x i32> < i32 4294967279, i32 4294967279, i32 4294967279, i32 4294967279 >
}
define <4 x i32> @mvni4s_lsl8() {
; CHECK-LABEL: mvni4s_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16, lsl #8
; CHECK-NEXT: ret
ret <4 x i32> < i32 4294963199, i32 4294963199, i32 4294963199, i32 4294963199 >
}
define <4 x i32> @mvni4s_lsl16() {
; CHECK-LABEL: mvni4s_lsl16:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16, lsl #16
; CHECK-NEXT: ret
ret <4 x i32> < i32 4293918719, i32 4293918719, i32 4293918719, i32 4293918719 >
}
define <4 x i32> @mvni4s_lsl24() {
; CHECK-LABEL: mvni4s_lsl24:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16, lsl #24
; CHECK-NEXT: ret
ret <4 x i32> < i32 4026531839, i32 4026531839, i32 4026531839, i32 4026531839 >
}
define <4 x i16> @mvni4h_lsl0() {
; CHECK-LABEL: mvni4h_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4h, #16
; CHECK-NEXT: ret
ret <4 x i16> < i16 65519, i16 65519, i16 65519, i16 65519 >
}
define <4 x i16> @mvni4h_lsl8() {
; CHECK-LABEL: mvni4h_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4h, #16, lsl #8
; CHECK-NEXT: ret
ret <4 x i16> < i16 61439, i16 61439, i16 61439, i16 61439 >
}
define <8 x i16> @mvni8h_lsl0() {
; CHECK-LABEL: mvni8h_lsl0:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.8h, #16
; CHECK-NEXT: ret
ret <8 x i16> < i16 65519, i16 65519, i16 65519, i16 65519, i16 65519, i16 65519, i16 65519, i16 65519 >
}
define <8 x i16> @mvni8h_lsl8() {
; CHECK-LABEL: mvni8h_lsl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.8h, #16, lsl #8
; CHECK-NEXT: ret
ret <8 x i16> < i16 61439, i16 61439, i16 61439, i16 61439, i16 61439, i16 61439, i16 61439, i16 61439 >
}
define <2 x i32> @movi2s_msl8(<2 x i32> %a) {
; CHECK-LABEL: movi2s_msl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0x00ffff0000ffff
; CHECK-NEXT: ret
ret <2 x i32> < i32 65535, i32 65535 >
}
define <2 x i32> @movi2s_msl16() {
; CHECK-LABEL: movi2s_msl16:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xffffff00ffffff
; CHECK-NEXT: ret
ret <2 x i32> < i32 16777215, i32 16777215 >
}
define <4 x i32> @movi4s_msl8() {
; CHECK-LABEL: movi4s_msl8:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0x00ffff0000ffff
; CHECK-NEXT: ret
ret <4 x i32> < i32 65535, i32 65535, i32 65535, i32 65535 >
}
define <4 x i32> @movi4s_msl16() {
; CHECK-LABEL: movi4s_msl16:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xffffff00ffffff
; CHECK-NEXT: ret
ret <4 x i32> < i32 16777215, i32 16777215, i32 16777215, i32 16777215 >
}
define <2 x i32> @mvni2s_msl8() {
; CHECK-LABEL: mvni2s_msl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16, msl #8
; CHECK-NEXT: ret
ret <2 x i32> < i32 18446744073709547264, i32 18446744073709547264>
}
define <2 x i32> @mvni2s_msl16() {
; CHECK-LABEL: mvni2s_msl16:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.2s, #16, msl #16
; CHECK-NEXT: ret
ret <2 x i32> < i32 18446744073708437504, i32 18446744073708437504>
}
define <4 x i32> @mvni4s_msl8() {
; CHECK-LABEL: mvni4s_msl8:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16, msl #8
; CHECK-NEXT: ret
ret <4 x i32> < i32 18446744073709547264, i32 18446744073709547264, i32 18446744073709547264, i32 18446744073709547264>
}
define <4 x i32> @mvni4s_msl16() {
; CHECK-LABEL: mvni4s_msl16:
; CHECK: // %bb.0:
; CHECK-NEXT: mvni v0.4s, #16, msl #16
; CHECK-NEXT: ret
ret <4 x i32> < i32 18446744073708437504, i32 18446744073708437504, i32 18446744073708437504, i32 18446744073708437504>
}
define <2 x i64> @movi2d() {
; CHECK-LABEL: movi2d:
; CHECK: // %bb.0:
; CHECK-NEXT: movi v0.2d, #0xff0000ff0000ffff
; CHECK-NEXT: ret
ret <2 x i64> < i64 18374687574888349695, i64 18374687574888349695 >
}
define <1 x i64> @movid() {
; CHECK-LABEL: movid:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0xff0000ff0000ffff
; CHECK-NEXT: ret
ret <1 x i64> < i64 18374687574888349695 >
}
define <2 x float> @fmov2s() {
; CHECK-LABEL: fmov2s:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov v0.2s, #-12.00000000
; CHECK-NEXT: ret
ret <2 x float> < float -1.2e1, float -1.2e1>
}
define <4 x float> @fmov4s() {
; CHECK-LABEL: fmov4s:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov v0.4s, #-12.00000000
; CHECK-NEXT: ret
ret <4 x float> < float -1.2e1, float -1.2e1, float -1.2e1, float -1.2e1>
}
define <2 x double> @fmov2d() {
; CHECK-LABEL: fmov2d:
; CHECK: // %bb.0:
; CHECK-NEXT: fmov v0.2d, #-12.00000000
; CHECK-NEXT: ret
ret <2 x double> < double -1.2e1, double -1.2e1>
}
define <2 x i32> @movi1d_1() {
; CHECK-LABEL: movi1d_1:
; CHECK: // %bb.0:
; CHECK-NEXT: movi d0, #0x00ffffffff0000
; CHECK-NEXT: ret
ret <2 x i32> < i32 -65536, i32 65535>
}
declare <2 x i32> @test_movi1d(<2 x i32>, <2 x i32>)
define <2 x i32> @movi1d() {
; CHECK-LABEL: movi1d:
; CHECK: // %bb.0:
; CHECK-NEXT: adrp x8, .LCPI40_0
; CHECK-NEXT: movi d1, #0x00ffffffff0000
; CHECK-NEXT: ldr d0, [x8, :lo12:.LCPI40_0]
; CHECK-NEXT: b test_movi1d
%1 = tail call <2 x i32> @test_movi1d(<2 x i32> <i32 -2147483648, i32 2147450880>, <2 x i32> <i32 -65536, i32 65535>)
ret <2 x i32> %1
}
|
