File: settag-merge.ll

package info (click to toggle)
llvm-toolchain-14 1%3A14.0.6-12
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,496,180 kB
  • sloc: cpp: 5,593,972; ansic: 986,872; asm: 585,869; python: 184,223; objc: 72,530; lisp: 31,119; f90: 27,793; javascript: 9,780; pascal: 9,762; sh: 9,482; perl: 7,468; ml: 5,432; awk: 3,523; makefile: 2,538; xml: 953; cs: 573; fortran: 567
file content (214 lines) | stat: -rw-r--r-- 5,789 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
; RUN: llc < %s -mtriple=aarch64 -mattr=+mte -aarch64-order-frame-objects=0 | FileCheck %s

declare void @use(i8* %p)
declare void @llvm.aarch64.settag(i8* %p, i64 %a)
declare void @llvm.aarch64.settag.zero(i8* %p, i64 %a)

define void @stg16_16() {
entry:
; CHECK-LABEL: stg16_16:
; CHECK: st2g sp, [sp], #32
; CHECK: ret
  %a = alloca i8, i32 16, align 16
  %b = alloca i8, i32 16, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 16)
  call void @llvm.aarch64.settag(i8* %b, i64 16)
  ret void
}

define i32 @stg16_16_16_16_ret() {
entry:
; CHECK-LABEL: stg16_16_16_16_ret:
; CHECK: mov  w0, wzr
; CHECK: st2g sp, [sp, #32]
; CHECK: st2g sp, [sp], #64
; CHECK: ret
  %a = alloca i8, i32 16, align 16
  %b = alloca i8, i32 16, align 16
  %c = alloca i8, i32 16, align 16
  %d = alloca i8, i32 16, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 16)
  call void @llvm.aarch64.settag(i8* %b, i64 16)
  call void @llvm.aarch64.settag(i8* %c, i64 16)
  call void @llvm.aarch64.settag(i8* %d, i64 16)
  ret i32 0
}

define void @stg16_16_16_16() {
entry:
; CHECK-LABEL: stg16_16_16_16:
; CHECK: st2g sp, [sp, #32]
; CHECK: st2g sp, [sp], #64
; CHECK: ret
  %a = alloca i8, i32 16, align 16
  %b = alloca i8, i32 16, align 16
  %c = alloca i8, i32 16, align 16
  %d = alloca i8, i32 16, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 16)
  call void @llvm.aarch64.settag(i8* %b, i64 16)
  call void @llvm.aarch64.settag(i8* %c, i64 16)
  call void @llvm.aarch64.settag(i8* %d, i64 16)
  ret void
}

define void @stg128_128_128_128() {
entry:
; CHECK-LABEL: stg128_128_128_128:
; CHECK: mov     x8, #512
; CHECK: st2g    sp, [sp], #32
; CHECK: sub     x8, x8, #32
; CHECK: cbnz    x8,
; CHECK: ret
  %a = alloca i8, i32 128, align 16
  %b = alloca i8, i32 128, align 16
  %c = alloca i8, i32 128, align 16
  %d = alloca i8, i32 128, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 128)
  call void @llvm.aarch64.settag(i8* %b, i64 128)
  call void @llvm.aarch64.settag(i8* %c, i64 128)
  call void @llvm.aarch64.settag(i8* %d, i64 128)
  ret void
}

define void @stg16_512_16() {
entry:
; CHECK-LABEL: stg16_512_16:
; CHECK: mov     x8, #544
; CHECK: st2g    sp, [sp], #32
; CHECK: sub     x8, x8, #32
; CHECK: cbnz    x8,
; CHECK: ret
  %a = alloca i8, i32 16, align 16
  %b = alloca i8, i32 512, align 16
  %c = alloca i8, i32 16, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 16)
  call void @llvm.aarch64.settag(i8* %b, i64 512)
  call void @llvm.aarch64.settag(i8* %c, i64 16)
  ret void
}

define void @stg512_512_512() {
entry:
; CHECK-LABEL: stg512_512_512:
; CHECK: mov     x8, #1536
; CHECK: st2g    sp, [sp], #32
; CHECK: sub     x8, x8, #32
; CHECK: cbnz    x8,
; CHECK: ret
  %a = alloca i8, i32 512, align 16
  %b = alloca i8, i32 512, align 16
  %c = alloca i8, i32 512, align 16
  call void @llvm.aarch64.settag(i8* %a, i64 512)
  call void @llvm.aarch64.settag(i8* %b, i64 512)
  call void @llvm.aarch64.settag(i8* %c, i64 512)
  ret void
}

define void @early(i1 %flag) {
entry:
; CHECK-LABEL: early:
; CHECK: tbz     w0, #0, [[LABEL:.LBB.*]]
; CHECK: st2g    sp, [sp, #
; CHECK: st2g    sp, [sp, #
; CHECK: st2g    sp, [sp, #
; CHECK: [[LABEL]]:
; CHECK: stg     sp, [sp, #
; CHECK: st2g    sp, [sp], #
; CHECK: ret
  %a = alloca i8, i32 48, align 16
  %b = alloca i8, i32 48, align 16
  %c = alloca i8, i32 48, align 16
  br i1 %flag, label %if.then, label %if.end

if.then:
  call void @llvm.aarch64.settag(i8* %a, i64 48)
  call void @llvm.aarch64.settag(i8* %b, i64 48)
  br label %if.end

if.end:
  call void @llvm.aarch64.settag(i8* %c, i64 48)
  ret void
}

define void @early_128_128(i1 %flag) {
entry:
; CHECK-LABEL: early_128_128:
; CHECK: tbz   w0, #0, [[LABEL:.LBB.*]]
; CHECK: add   x9, sp, #
; CHECK: mov   x8, #256
; CHECK: sub   x8, x8, #32
; CHECK: st2g  x9, [x9], #32
; CHECK: cbnz  x8,
; CHECK: [[LABEL]]:
; CHECK: stg     sp, [sp, #
; CHECK: st2g    sp, [sp], #
; CHECK: ret
  %a = alloca i8, i32 128, align 16
  %b = alloca i8, i32 128, align 16
  %c = alloca i8, i32 48, align 16
  br i1 %flag, label %if.then, label %if.end

if.then:
  call void @llvm.aarch64.settag(i8* %a, i64 128)
  call void @llvm.aarch64.settag(i8* %b, i64 128)
  br label %if.end

if.end:
  call void @llvm.aarch64.settag(i8* %c, i64 48)
  ret void
}

define void @early_512_512(i1 %flag) {
entry:
; CHECK-LABEL: early_512_512:
; CHECK: tbz   w0, #0, [[LABEL:.LBB.*]]
; CHECK: add   x9, sp, #
; CHECK: mov   x8, #1024
; CHECK: sub   x8, x8, #32
; CHECK: st2g  x9, [x9], #32
; CHECK: cbnz  x8,
; CHECK: [[LABEL]]:
; CHECK: stg     sp, [sp, #
; CHECK: st2g    sp, [sp], #
; CHECK: ret
  %a = alloca i8, i32 512, align 16
  %b = alloca i8, i32 512, align 16
  %c = alloca i8, i32 48, align 16
  br i1 %flag, label %if.then, label %if.end

if.then:
  call void @llvm.aarch64.settag(i8* %a, i64 512)
  call void @llvm.aarch64.settag(i8* %b, i64 512)
  br label %if.end

if.end:
  call void @llvm.aarch64.settag(i8* %c, i64 48)
  ret void
}

; Two loops of size 256; the second loop updates SP.
define void @stg128_128_gap_128_128() {
entry:
; CHECK-LABEL: stg128_128_gap_128_128:
; CHECK: mov     x9, sp
; CHECK: mov     x8, #256
; CHECK: sub     x8, x8, #32
; CHECK: st2g    x9, [x9], #32
; CHECK: cbnz    x8,
; CHECK: mov     x8, #256
; CHECK: st2g    sp, [sp], #32
; CHECK: sub     x8, x8, #32
; CHECK: cbnz    x8,
; CHECK: ret
  %a = alloca i8, i32 128, align 16
  %a2 = alloca i8, i32 128, align 16
  %b = alloca i8, i32 32, align 16
  %c = alloca i8, i32 128, align 16
  %c2 = alloca i8, i32 128, align 16
  call void @use(i8* %b)
  call void @llvm.aarch64.settag(i8* %a, i64 128)
  call void @llvm.aarch64.settag(i8* %a2, i64 128)
  call void @llvm.aarch64.settag(i8* %c, i64 128)
  call void @llvm.aarch64.settag(i8* %c2, i64 128)
  ret void
}