1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64 %s -o - | FileCheck %s
define zeroext i16 @overflow_add(i16 zeroext %a, i16 zeroext %b) {
; CHECK-LABEL: overflow_add:
; CHECK: // %bb.0:
; CHECK-NEXT: add w8, w1, w0
; CHECK-NEXT: mov w9, #2
; CHECK-NEXT: orr w8, w8, #0x1
; CHECK-NEXT: and w8, w8, #0xffff
; CHECK-NEXT: cmp w8, #1024
; CHECK-NEXT: mov w8, #5
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%add = add i16 %b, %a
%or = or i16 %add, 1
%cmp = icmp ugt i16 %or, 1024
%res = select i1 %cmp, i16 2, i16 5
ret i16 %res
}
define zeroext i16 @overflow_sub(i16 zeroext %a, i16 zeroext %b) {
; CHECK-LABEL: overflow_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w8, w0, w1
; CHECK-NEXT: mov w9, #2
; CHECK-NEXT: orr w8, w8, #0x1
; CHECK-NEXT: and w8, w8, #0xffff
; CHECK-NEXT: cmp w8, #1024
; CHECK-NEXT: mov w8, #5
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%add = sub i16 %a, %b
%or = or i16 %add, 1
%cmp = icmp ugt i16 %or, 1024
%res = select i1 %cmp, i16 2, i16 5
ret i16 %res
}
define zeroext i16 @overflow_mul(i16 zeroext %a, i16 zeroext %b) {
; CHECK-LABEL: overflow_mul:
; CHECK: // %bb.0:
; CHECK-NEXT: mul w9, w1, w0
; CHECK-NEXT: mov w8, #5
; CHECK-NEXT: orr w9, w9, #0x1
; CHECK-NEXT: and w9, w9, #0xffff
; CHECK-NEXT: cmp w9, #1024
; CHECK-NEXT: mov w9, #2
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%add = mul i16 %b, %a
%or = or i16 %add, 1
%cmp = icmp ugt i16 %or, 1024
%res = select i1 %cmp, i16 2, i16 5
ret i16 %res
}
define zeroext i16 @overflow_shl(i16 zeroext %a, i16 zeroext %b) {
; CHECK-LABEL: overflow_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w9, w0, w1
; CHECK-NEXT: mov w8, #5
; CHECK-NEXT: orr w9, w9, #0x1
; CHECK-NEXT: and w9, w9, #0xffff
; CHECK-NEXT: cmp w9, #1024
; CHECK-NEXT: mov w9, #2
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%add = shl i16 %a, %b
%or = or i16 %add, 1
%cmp = icmp ugt i16 %or, 1024
%res = select i1 %cmp, i16 2, i16 5
ret i16 %res
}
define i32 @overflow_add_no_consts(i8 zeroext %a, i8 zeroext %b, i8 zeroext %limit) {
; CHECK-LABEL: overflow_add_no_consts:
; CHECK: // %bb.0:
; CHECK-NEXT: add w9, w1, w0
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmp w2, w9, uxtb
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, lo
; CHECK-NEXT: ret
%add = add i8 %b, %a
%cmp = icmp ugt i8 %add, %limit
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @overflow_add_const_limit(i8 zeroext %a, i8 zeroext %b) {
; CHECK-LABEL: overflow_add_const_limit:
; CHECK: // %bb.0:
; CHECK-NEXT: add w8, w1, w0
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: and w8, w8, #0xff
; CHECK-NEXT: cmp w8, #128
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%add = add i8 %b, %a
%cmp = icmp ugt i8 %add, -128
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @overflow_add_positive_const_limit(i8 zeroext %a) {
; CHECK-LABEL: overflow_add_positive_const_limit:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-1
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: cmp w8, w0, sxtb
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: csel w0, w9, w8, gt
; CHECK-NEXT: ret
%cmp = icmp slt i8 %a, -1
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @unsafe_add_underflow(i8 zeroext %a) {
; CHECK-LABEL: unsafe_add_underflow:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmp w0, #1
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, eq
; CHECK-NEXT: ret
%cmp = icmp eq i8 %a, 1
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @safe_add_underflow(i8 zeroext %a) {
; CHECK-LABEL: safe_add_underflow:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, eq
; CHECK-NEXT: ret
%cmp = icmp eq i8 %a, 0
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @safe_add_underflow_neg(i8 zeroext %a) {
; CHECK-LABEL: safe_add_underflow_neg:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w9, w0, #2
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmp w9, #251
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, lo
; CHECK-NEXT: ret
%add = add i8 %a, -2
%cmp = icmp ult i8 %add, -5
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @overflow_sub_negative_const_limit(i8 zeroext %a) {
; CHECK-LABEL: overflow_sub_negative_const_limit:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-1
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: cmp w8, w0, sxtb
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: csel w0, w9, w8, gt
; CHECK-NEXT: ret
%cmp = icmp slt i8 %a, -1
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
; This is valid so long as the icmp immediate is sext.
define i32 @sext_sub_underflow(i8 zeroext %a) {
; CHECK-LABEL: sext_sub_underflow:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w9, w0, #6
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmn w9, #6
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%sub = add i8 %a, -6
%cmp = icmp ugt i8 %sub, -6
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @safe_sub_underflow(i8 zeroext %a) {
; CHECK-LABEL: safe_sub_underflow:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #8
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: mov w9, #16
; CHECK-NEXT: csel w0, w9, w8, eq
; CHECK-NEXT: ret
%cmp.not = icmp eq i8 %a, 0
%res = select i1 %cmp.not, i32 16, i32 8
ret i32 %res
}
define i32 @safe_sub_underflow_neg(i8 zeroext %a) {
; CHECK-LABEL: safe_sub_underflow_neg:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w9, w0, #4
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmp w9, #250
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, hi
; CHECK-NEXT: ret
%sub = add i8 %a, -4
%cmp = icmp ugt i8 %sub, -6
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
; This is valid so long as the icmp immediate is sext.
define i32 @sext_sub_underflow_neg(i8 zeroext %a) {
; CHECK-LABEL: sext_sub_underflow_neg:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w9, w0, #4
; CHECK-NEXT: mov w8, #16
; CHECK-NEXT: cmn w9, #3
; CHECK-NEXT: mov w9, #8
; CHECK-NEXT: csel w0, w9, w8, lo
; CHECK-NEXT: ret
%sub = add i8 %a, -4
%cmp = icmp ult i8 %sub, -3
%res = select i1 %cmp, i32 8, i32 16
ret i32 %res
}
define i32 @safe_sub_imm_var(i8* nocapture readonly %b) local_unnamed_addr #1 {
; CHECK-LABEL: safe_sub_imm_var:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w0, wzr
; CHECK-NEXT: ret
entry:
ret i32 0
}
define i32 @safe_sub_var_imm(i8* nocapture readonly %b) local_unnamed_addr #1 {
; CHECK-LABEL: safe_sub_var_imm:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrb w8, [x0]
; CHECK-NEXT: add w8, w8, #8
; CHECK-NEXT: and w8, w8, #0xff
; CHECK-NEXT: cmp w8, #252
; CHECK-NEXT: cset w0, hi
; CHECK-NEXT: ret
entry:
%0 = load i8, i8* %b, align 1
%sub = add nsw i8 %0, 8
%cmp = icmp ugt i8 %sub, -4
%conv4 = zext i1 %cmp to i32
ret i32 %conv4
}
define i32 @safe_add_imm_var(i8* nocapture readnone %b) {
; CHECK-LABEL: safe_add_imm_var:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w0, #1
; CHECK-NEXT: ret
entry:
ret i32 1
}
define i32 @safe_add_var_imm(i8* nocapture readnone %b) {
; CHECK-LABEL: safe_add_var_imm:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w0, #1
; CHECK-NEXT: ret
entry:
ret i32 1
}
define i8 @convert_add_order(i8 zeroext %arg) {
; CHECK-LABEL: convert_add_order:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w9, w0, #0x1
; CHECK-NEXT: mov w8, #1
; CHECK-NEXT: sub w10, w9, #40
; CHECK-NEXT: cmp w10, #20
; CHECK-NEXT: cinc w8, w8, hs
; CHECK-NEXT: cmp w9, #50
; CHECK-NEXT: mov w9, #255
; CHECK-NEXT: csel w8, w8, w9, lo
; CHECK-NEXT: and w0, w8, w0
; CHECK-NEXT: ret
%shl = or i8 %arg, 1
%cmp.0 = icmp ult i8 %shl, 50
%sub = add nsw i8 %shl, -40
%cmp.1 = icmp ult i8 %sub, 20
%mask.sel.v = select i1 %cmp.1, i8 1, i8 2
%mask.sel = select i1 %cmp.0, i8 %mask.sel.v, i8 -1
%res = and i8 %mask.sel, %arg
ret i8 %res
}
define i8 @underflow_if_sub(i32 %arg, i8 zeroext %arg1) {
; CHECK-LABEL: underflow_if_sub:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: mov w9, #100
; CHECK-NEXT: cset w8, gt
; CHECK-NEXT: and w8, w8, w0
; CHECK-NEXT: add w8, w8, #245
; CHECK-NEXT: cmp w8, w1
; CHECK-NEXT: csel w0, w8, w9, lo
; CHECK-NEXT: ret
%cmp = icmp sgt i32 %arg, 0
%conv = zext i1 %cmp to i32
%and = and i32 %conv, %arg
%trunc = trunc i32 %and to i8
%conv1 = add nuw nsw i8 %trunc, -11
%cmp.1 = icmp ult i8 %conv1, %arg1
%res = select i1 %cmp.1, i8 %conv1, i8 100
ret i8 %res
}
define i8 @underflow_if_sub_signext(i32 %arg, i8 signext %arg1) {
; CHECK-LABEL: underflow_if_sub_signext:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp w0, #0
; CHECK-NEXT: mov w9, #100
; CHECK-NEXT: cset w8, gt
; CHECK-NEXT: and w8, w8, w0
; CHECK-NEXT: add w8, w8, #245
; CHECK-NEXT: cmp w8, w1, uxtb
; CHECK-NEXT: csel w0, w8, w9, lo
; CHECK-NEXT: ret
%cmp = icmp sgt i32 %arg, 0
%conv = zext i1 %cmp to i32
%and = and i32 %conv, %arg
%trunc = trunc i32 %and to i8
%conv1 = add nuw nsw i8 %trunc, -11
%cmp.1 = icmp ult i8 %conv1, %arg1
%res = select i1 %cmp.1, i8 %conv1, i8 100
ret i8 %res
}
|
