1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -mcpu=tahiti -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
---
name: return_address_already_live_in_copy
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$sgpr30_sgpr31', virtual-reg: '%0' }
body: |
bb.0:
liveins: $sgpr30_sgpr31
; CHECK-LABEL: name: return_address_already_live_in_copy
; CHECK: liveins: $sgpr30_sgpr31
; CHECK: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: S_ENDPGM 0, implicit [[COPY]], implicit [[COPY]]
%0:sgpr(p0) = COPY $sgpr30_sgpr31
%1:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0, implicit %1
...
---
name: return_address_already_block_live_in_copy_not_mf_life_in
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $sgpr30_sgpr31
; CHECK-LABEL: name: return_address_already_block_live_in_copy_not_mf_life_in
; CHECK: liveins: $sgpr30_sgpr31
; CHECK: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: S_ENDPGM 0, implicit [[COPY1]], implicit [[COPY]]
%0:sgpr(p0) = COPY $sgpr30_sgpr31
%1:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0, implicit %1
...
---
name: return_address_no_live_in
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0:
; CHECK-LABEL: name: return_address_no_live_in
; CHECK: liveins: $sgpr30_sgpr31
; CHECK: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: S_ENDPGM 0, implicit [[COPY]]
%0:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0
...
---
name: return_address_no_live_in_non_entry_block
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
; CHECK-LABEL: name: return_address_no_live_in_non_entry_block
; CHECK: bb.0:
; CHECK: successors: %bb.1(0x80000000)
; CHECK: liveins: $sgpr30_sgpr31
; CHECK: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: S_BRANCH %bb.1
; CHECK: bb.1:
; CHECK: S_ENDPGM 0, implicit [[COPY]]
bb.0:
G_BR %bb.1
bb.1:
%0:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0
...
---
name: return_address_multi_use
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
; CHECK-LABEL: name: return_address_multi_use
; CHECK: bb.0:
; CHECK: successors: %bb.1(0x80000000)
; CHECK: liveins: $sgpr30_sgpr31
; CHECK: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr30_sgpr31
; CHECK: S_BRANCH %bb.1
; CHECK: bb.1:
; CHECK: S_ENDPGM 0, implicit [[COPY]], implicit [[COPY]]
bb.0:
%0:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
G_BR %bb.1
bb.1:
%1:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0, implicit %1
...
---
name: return_address_kernel_is_null
legalized: true
regBankSelected: true
tracksRegLiveness: true
machineFunctionInfo:
isEntryFunction: true
body: |
bb.0:
; CHECK-LABEL: name: return_address_kernel_is_null
; CHECK: [[S_MOV_B64_:%[0-9]+]]:sreg_64 = S_MOV_B64 0
; CHECK: S_ENDPGM 0, implicit [[S_MOV_B64_]]
%0:sgpr(p0) = G_INTRINSIC intrinsic(@llvm.returnaddress), 0
S_ENDPGM 0, implicit %0
...
|
