1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -march=amdgcn -mcpu=gfx900 < %s | FileCheck %s
; RUN: llc -march=amdgcn -mcpu=gfx900 -global-isel < %s | FileCheck -check-prefix=GISEL %s
define i16 @csh_16(i16 %a, i16 %b) {
; CHECK-LABEL: csh_16:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshlrev_b16_e32 v2, v1, v0
; CHECK-NEXT: v_lshrrev_b16_e32 v3, v1, v0
; CHECK-NEXT: v_ashrrev_i16_e32 v0, v1, v0
; CHECK-NEXT: v_add_u16_e32 v1, v2, v3
; CHECK-NEXT: v_add_u16_e32 v0, v1, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: csh_16:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v1, 15, v1
; GISEL-NEXT: v_lshlrev_b16_e32 v2, v1, v0
; GISEL-NEXT: v_lshrrev_b16_e32 v3, v1, v0
; GISEL-NEXT: v_ashrrev_i16_e32 v0, v1, v0
; GISEL-NEXT: v_add_u16_e32 v1, v2, v3
; GISEL-NEXT: v_add_u16_e32 v0, v1, v0
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and i16 %b, 15
%shl = shl i16 %a, %and
%lshr = lshr i16 %a, %and
%ashr = ashr i16 %a, %and
%ret.0 = add i16 %shl, %lshr
%ret = add i16 %ret.0, %ashr
ret i16 %ret
}
define i32 @csh_32(i32 %a, i32 %b) {
; CHECK-LABEL: csh_32:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshlrev_b32_e32 v2, v1, v0
; CHECK-NEXT: v_lshrrev_b32_e32 v3, v1, v0
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v1, v0
; CHECK-NEXT: v_add3_u32 v0, v2, v3, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: csh_32:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v1, 31, v1
; GISEL-NEXT: v_lshlrev_b32_e32 v2, v1, v0
; GISEL-NEXT: v_lshrrev_b32_e32 v3, v1, v0
; GISEL-NEXT: v_ashrrev_i32_e32 v0, v1, v0
; GISEL-NEXT: v_add3_u32 v0, v2, v3, v0
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and i32 %b, 31
%shl = shl i32 %a, %and
%lshr = lshr i32 %a, %and
%ashr = ashr i32 %a, %and
%ret.0 = add i32 %shl, %lshr
%ret = add i32 %ret.0, %ashr
ret i32 %ret
}
define amdgpu_ps i32 @s_csh_32_0(i32 inreg %a, i32 inreg %b) {
; CHECK-LABEL: s_csh_32_0:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_lshl_b32 s2, s0, s1
; CHECK-NEXT: s_lshr_b32 s3, s0, s1
; CHECK-NEXT: s_ashr_i32 s0, s0, s1
; CHECK-NEXT: s_add_i32 s1, s2, s3
; CHECK-NEXT: s_add_i32 s0, s1, s0
; CHECK-NEXT: ; return to shader part epilog
;
; GISEL-LABEL: s_csh_32_0:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_lshl_b32 s2, s0, s1
; GISEL-NEXT: s_lshr_b32 s3, s0, s1
; GISEL-NEXT: s_ashr_i32 s0, s0, s1
; GISEL-NEXT: s_add_i32 s1, s2, s3
; GISEL-NEXT: s_add_i32 s0, s1, s0
; GISEL-NEXT: ; return to shader part epilog
%and = and i32 %b, 31
%shl = shl i32 %a, %and
%lshr = lshr i32 %a, %and
%ashr = ashr i32 %a, %and
%ret.0 = add i32 %shl, %lshr
%ret = add i32 %ret.0, %ashr
ret i32 %ret
}
define amdgpu_ps i32 @s_csh_32_1(i32 inreg %a, i32 inreg %b) {
; CHECK-LABEL: s_csh_32_1:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_lshl_b32 s2, s0, s1
; CHECK-NEXT: s_lshr_b32 s3, s0, s1
; CHECK-NEXT: s_ashr_i32 s0, s0, s1
; CHECK-NEXT: s_add_i32 s1, s2, s3
; CHECK-NEXT: s_add_i32 s0, s1, s0
; CHECK-NEXT: ; return to shader part epilog
;
; GISEL-LABEL: s_csh_32_1:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_lshl_b32 s2, s0, s1
; GISEL-NEXT: s_lshr_b32 s3, s0, s1
; GISEL-NEXT: s_ashr_i32 s0, s0, s1
; GISEL-NEXT: s_add_i32 s1, s2, s3
; GISEL-NEXT: s_add_i32 s0, s1, s0
; GISEL-NEXT: ; return to shader part epilog
%and = and i32 %b, 127
%shl = shl i32 %a, %and
%lshr = lshr i32 %a, %and
%ashr = ashr i32 %a, %and
%ret.0 = add i32 %shl, %lshr
%ret = add i32 %ret.0, %ashr
ret i32 %ret
}
define <4 x i32> @csh_v4i32(<4 x i32> %a, <4 x i32> %b) {
; CHECK-LABEL: csh_v4i32:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshlrev_b32_e32 v8, v7, v3
; CHECK-NEXT: v_lshlrev_b32_e32 v9, v6, v2
; CHECK-NEXT: v_lshlrev_b32_e32 v10, v5, v1
; CHECK-NEXT: v_lshlrev_b32_e32 v11, v4, v0
; CHECK-NEXT: v_lshrrev_b32_e32 v12, v7, v3
; CHECK-NEXT: v_lshrrev_b32_e32 v13, v6, v2
; CHECK-NEXT: v_lshrrev_b32_e32 v14, v5, v1
; CHECK-NEXT: v_lshrrev_b32_e32 v15, v4, v0
; CHECK-NEXT: v_ashrrev_i32_e32 v3, v7, v3
; CHECK-NEXT: v_ashrrev_i32_e32 v2, v6, v2
; CHECK-NEXT: v_ashrrev_i32_e32 v1, v5, v1
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v4, v0
; CHECK-NEXT: v_add3_u32 v0, v11, v15, v0
; CHECK-NEXT: v_add3_u32 v1, v10, v14, v1
; CHECK-NEXT: v_add3_u32 v2, v9, v13, v2
; CHECK-NEXT: v_add3_u32 v3, v8, v12, v3
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: csh_v4i32:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v4, 31, v4
; GISEL-NEXT: v_and_b32_e32 v5, 31, v5
; GISEL-NEXT: v_and_b32_e32 v6, 31, v6
; GISEL-NEXT: v_and_b32_e32 v7, 31, v7
; GISEL-NEXT: v_lshlrev_b32_e32 v8, v4, v0
; GISEL-NEXT: v_lshlrev_b32_e32 v9, v5, v1
; GISEL-NEXT: v_lshlrev_b32_e32 v10, v6, v2
; GISEL-NEXT: v_lshlrev_b32_e32 v11, v7, v3
; GISEL-NEXT: v_lshrrev_b32_e32 v12, v4, v0
; GISEL-NEXT: v_lshrrev_b32_e32 v13, v5, v1
; GISEL-NEXT: v_lshrrev_b32_e32 v14, v6, v2
; GISEL-NEXT: v_lshrrev_b32_e32 v15, v7, v3
; GISEL-NEXT: v_ashrrev_i32_e32 v0, v4, v0
; GISEL-NEXT: v_ashrrev_i32_e32 v1, v5, v1
; GISEL-NEXT: v_ashrrev_i32_e32 v2, v6, v2
; GISEL-NEXT: v_ashrrev_i32_e32 v3, v7, v3
; GISEL-NEXT: v_add3_u32 v0, v8, v12, v0
; GISEL-NEXT: v_add3_u32 v1, v9, v13, v1
; GISEL-NEXT: v_add3_u32 v2, v10, v14, v2
; GISEL-NEXT: v_add3_u32 v3, v11, v15, v3
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
%shl = shl <4 x i32> %a, %and
%lshr = lshr <4 x i32> %a, %and
%ashr = ashr <4 x i32> %a, %and
%ret.0 = add <4 x i32> %shl, %lshr
%ret = add <4 x i32> %ret.0, %ashr
ret <4 x i32> %ret
}
define amdgpu_ps <4 x i32> @s_csh_v4i32(<4 x i32> inreg %a, <4 x i32> inreg %b) {
; CHECK-LABEL: s_csh_v4i32:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_lshl_b32 s8, s0, s4
; CHECK-NEXT: s_lshl_b32 s9, s1, s5
; CHECK-NEXT: s_lshl_b32 s10, s2, s6
; CHECK-NEXT: s_lshl_b32 s11, s3, s7
; CHECK-NEXT: s_lshr_b32 s12, s0, s4
; CHECK-NEXT: s_lshr_b32 s13, s1, s5
; CHECK-NEXT: s_lshr_b32 s14, s2, s6
; CHECK-NEXT: s_lshr_b32 s15, s3, s7
; CHECK-NEXT: s_ashr_i32 s3, s3, s7
; CHECK-NEXT: s_ashr_i32 s2, s2, s6
; CHECK-NEXT: s_ashr_i32 s1, s1, s5
; CHECK-NEXT: s_ashr_i32 s0, s0, s4
; CHECK-NEXT: s_add_i32 s4, s11, s15
; CHECK-NEXT: s_add_i32 s5, s10, s14
; CHECK-NEXT: s_add_i32 s6, s9, s13
; CHECK-NEXT: s_add_i32 s7, s8, s12
; CHECK-NEXT: s_add_i32 s0, s7, s0
; CHECK-NEXT: s_add_i32 s1, s6, s1
; CHECK-NEXT: s_add_i32 s2, s5, s2
; CHECK-NEXT: s_add_i32 s3, s4, s3
; CHECK-NEXT: ; return to shader part epilog
;
; GISEL-LABEL: s_csh_v4i32:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_mov_b32 s8, 31
; GISEL-NEXT: s_mov_b32 s9, s8
; GISEL-NEXT: s_and_b64 s[4:5], s[4:5], s[8:9]
; GISEL-NEXT: s_and_b64 s[6:7], s[6:7], s[8:9]
; GISEL-NEXT: s_lshl_b32 s8, s0, s4
; GISEL-NEXT: s_lshl_b32 s9, s1, s5
; GISEL-NEXT: s_lshl_b32 s10, s2, s6
; GISEL-NEXT: s_lshl_b32 s11, s3, s7
; GISEL-NEXT: s_lshr_b32 s12, s0, s4
; GISEL-NEXT: s_lshr_b32 s13, s1, s5
; GISEL-NEXT: s_lshr_b32 s14, s2, s6
; GISEL-NEXT: s_lshr_b32 s15, s3, s7
; GISEL-NEXT: s_ashr_i32 s0, s0, s4
; GISEL-NEXT: s_ashr_i32 s1, s1, s5
; GISEL-NEXT: s_ashr_i32 s2, s2, s6
; GISEL-NEXT: s_ashr_i32 s3, s3, s7
; GISEL-NEXT: s_add_i32 s4, s8, s12
; GISEL-NEXT: s_add_i32 s5, s9, s13
; GISEL-NEXT: s_add_i32 s6, s10, s14
; GISEL-NEXT: s_add_i32 s7, s11, s15
; GISEL-NEXT: s_add_i32 s0, s4, s0
; GISEL-NEXT: s_add_i32 s1, s5, s1
; GISEL-NEXT: s_add_i32 s2, s6, s2
; GISEL-NEXT: s_add_i32 s3, s7, s3
; GISEL-NEXT: ; return to shader part epilog
%and = and <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
%shl = shl <4 x i32> %a, %and
%lshr = lshr <4 x i32> %a, %and
%ashr = ashr <4 x i32> %a, %and
%ret.0 = add <4 x i32> %shl, %lshr
%ret = add <4 x i32> %ret.0, %ashr
ret <4 x i32> %ret
}
define i64 @csh_64(i64 %a, i64 %b) {
; CHECK-LABEL: csh_64:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshlrev_b64 v[3:4], v2, v[0:1]
; CHECK-NEXT: v_lshrrev_b64 v[5:6], v2, v[0:1]
; CHECK-NEXT: v_ashrrev_i64 v[0:1], v2, v[0:1]
; CHECK-NEXT: v_add_co_u32_e32 v2, vcc, v3, v5
; CHECK-NEXT: v_addc_co_u32_e32 v3, vcc, v4, v6, vcc
; CHECK-NEXT: v_add_co_u32_e32 v0, vcc, v2, v0
; CHECK-NEXT: v_addc_co_u32_e32 v1, vcc, v3, v1, vcc
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: csh_64:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v6, 63, v2
; GISEL-NEXT: v_lshlrev_b64 v[2:3], v6, v[0:1]
; GISEL-NEXT: v_lshrrev_b64 v[4:5], v6, v[0:1]
; GISEL-NEXT: v_ashrrev_i64 v[0:1], v6, v[0:1]
; GISEL-NEXT: v_add_co_u32_e32 v2, vcc, v2, v4
; GISEL-NEXT: v_addc_co_u32_e32 v3, vcc, v3, v5, vcc
; GISEL-NEXT: v_add_co_u32_e32 v0, vcc, v2, v0
; GISEL-NEXT: v_addc_co_u32_e32 v1, vcc, v3, v1, vcc
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and i64 %b, 63
%shl = shl i64 %a, %and
%lshr = lshr i64 %a, %and
%ashr = ashr i64 %a, %and
%ret.0 = add i64 %shl, %lshr
%ret = add i64 %ret.0, %ashr
ret i64 %ret
}
define amdgpu_ps i64 @s_csh_64_0(i64 inreg %a, i64 inreg %b) {
; CHECK-LABEL: s_csh_64_0:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_lshl_b64 s[4:5], s[0:1], s2
; CHECK-NEXT: s_lshr_b64 s[6:7], s[0:1], s2
; CHECK-NEXT: s_ashr_i64 s[0:1], s[0:1], s2
; CHECK-NEXT: s_add_u32 s2, s4, s6
; CHECK-NEXT: s_addc_u32 s3, s5, s7
; CHECK-NEXT: s_add_u32 s0, s2, s0
; CHECK-NEXT: s_addc_u32 s1, s3, s1
; CHECK-NEXT: ; return to shader part epilog
;
; GISEL-LABEL: s_csh_64_0:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_and_b64 s[2:3], s[2:3], 63
; GISEL-NEXT: s_lshl_b64 s[4:5], s[0:1], s2
; GISEL-NEXT: s_lshr_b64 s[6:7], s[0:1], s2
; GISEL-NEXT: s_ashr_i64 s[0:1], s[0:1], s2
; GISEL-NEXT: s_add_u32 s2, s4, s6
; GISEL-NEXT: s_cselect_b32 s3, 1, 0
; GISEL-NEXT: s_and_b32 s3, s3, 1
; GISEL-NEXT: s_cmp_lg_u32 s3, 0
; GISEL-NEXT: s_addc_u32 s3, s5, s7
; GISEL-NEXT: s_add_u32 s0, s2, s0
; GISEL-NEXT: s_cselect_b32 s2, 1, 0
; GISEL-NEXT: s_and_b32 s2, s2, 1
; GISEL-NEXT: s_cmp_lg_u32 s2, 0
; GISEL-NEXT: s_addc_u32 s1, s3, s1
; GISEL-NEXT: ; return to shader part epilog
%and = and i64 %b, 63
%shl = shl i64 %a, %and
%lshr = lshr i64 %a, %and
%ashr = ashr i64 %a, %and
%ret.0 = add i64 %shl, %lshr
%ret = add i64 %ret.0, %ashr
ret i64 %ret
}
define amdgpu_ps i64 @s_csh_64_1(i64 inreg %a, i64 inreg %b) {
; CHECK-LABEL: s_csh_64_1:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_lshl_b64 s[4:5], s[0:1], s2
; CHECK-NEXT: s_lshr_b64 s[6:7], s[0:1], s2
; CHECK-NEXT: s_ashr_i64 s[0:1], s[0:1], s2
; CHECK-NEXT: s_add_u32 s2, s4, s6
; CHECK-NEXT: s_addc_u32 s3, s5, s7
; CHECK-NEXT: s_add_u32 s0, s2, s0
; CHECK-NEXT: s_addc_u32 s1, s3, s1
; CHECK-NEXT: ; return to shader part epilog
;
; GISEL-LABEL: s_csh_64_1:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_mov_b64 s[4:5], 0xff
; GISEL-NEXT: s_and_b64 s[2:3], s[2:3], s[4:5]
; GISEL-NEXT: s_lshl_b64 s[4:5], s[0:1], s2
; GISEL-NEXT: s_lshr_b64 s[6:7], s[0:1], s2
; GISEL-NEXT: s_ashr_i64 s[0:1], s[0:1], s2
; GISEL-NEXT: s_add_u32 s2, s4, s6
; GISEL-NEXT: s_cselect_b32 s3, 1, 0
; GISEL-NEXT: s_and_b32 s3, s3, 1
; GISEL-NEXT: s_cmp_lg_u32 s3, 0
; GISEL-NEXT: s_addc_u32 s3, s5, s7
; GISEL-NEXT: s_add_u32 s0, s2, s0
; GISEL-NEXT: s_cselect_b32 s2, 1, 0
; GISEL-NEXT: s_and_b32 s2, s2, 1
; GISEL-NEXT: s_cmp_lg_u32 s2, 0
; GISEL-NEXT: s_addc_u32 s1, s3, s1
; GISEL-NEXT: ; return to shader part epilog
%and = and i64 %b, 255
%shl = shl i64 %a, %and
%lshr = lshr i64 %a, %and
%ashr = ashr i64 %a, %and
%ret.0 = add i64 %shl, %lshr
%ret = add i64 %ret.0, %ashr
ret i64 %ret
}
define i32 @cshl_or(i32 %a, i32 %b) {
; CHECK-LABEL: cshl_or:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshl_or_b32 v0, v0, v1, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: cshl_or:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v1, 31, v1
; GISEL-NEXT: v_lshl_or_b32 v0, v0, v1, v0
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and i32 %b, 31
%shl = shl i32 %a, %and
%or = or i32 %shl, %a
ret i32 %or
}
define i32 @cshl_add(i32 %a, i32 %b, i32 %c) {
; CHECK-LABEL: cshl_add:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_lshl_add_u32 v0, v0, v1, v2
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: cshl_add:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v1, 31, v1
; GISEL-NEXT: v_lshl_add_u32 v0, v0, v1, v2
; GISEL-NEXT: s_setpc_b64 s[30:31]
%and = and i32 %b, 31
%shl = shl i32 %a, %and
%add = add i32 %shl, %c
ret i32 %add
}
define i32 @add_cshl(i32 %a, i32 %b) {
; CHECK-LABEL: add_cshl:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_add_lshl_u32 v0, v0, v1, v1
; CHECK-NEXT: s_setpc_b64 s[30:31]
;
; GISEL-LABEL: add_cshl:
; GISEL: ; %bb.0:
; GISEL-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GISEL-NEXT: v_and_b32_e32 v2, 31, v1
; GISEL-NEXT: v_add_lshl_u32 v0, v0, v1, v2
; GISEL-NEXT: s_setpc_b64 s[30:31]
%add = add i32 %a, %b
%and = and i32 %b, 31
%shl = shl i32 %add, %and
ret i32 %shl
}
|
