1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
; RUN: llc < %s | FileCheck %s
; Test that basic 64-bit integer comparison operations assemble as expected.
target datalayout = "E-m:e-p:32:32-i64:64-a:0:32-n32-S64"
target triple = "lanai"
; CHECK-LABEL: eq_i64:
; CHECK: xor
; CHECK: xor
; CHECK: or.f
; CHECK-NEXT: seq
define i32 @eq_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp eq i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: ne_i64:
; CHECK: xor
; CHECK: xor
; CHECK: or.f
; CHECK-NEXT: sne
define i32 @ne_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp ne i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: slt_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: slt %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sult %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @slt_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp slt i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: sle_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sle %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sule %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @sle_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp sle i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: ult_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sult %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sult %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @ult_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp ult i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: ule_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sule %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sule %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @ule_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp ule i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: sgt_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sgt %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sugt %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @sgt_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp sgt i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: sge_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sge %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: suge %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @sge_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp sge i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: ugt_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: sugt %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: sugt %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @ugt_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp ugt i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
; CHECK-LABEL: uge_i64:
; CHECK: sub.f %r6, %r18, %r0
; CHECK-NEXT: suge %r3
; CHECK-NEXT: sub.f %r7, %r19, %r0
; CHECK-NEXT: suge %r9
; CHECK-NEXT: sub.f %r6, %r18, %r0
; CHECK-NEXT: sel.eq %r9, %r3, %rv
define i32 @uge_i64(i64 inreg %x, i64 inreg %y) {
%a = icmp uge i64 %x, %y
%b = zext i1 %a to i32
ret i32 %b
}
|
