1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
; RUN: llc -march=mipsel -mcpu=mips32r6 -disable-mips-delay-filler < %s | FileCheck %s
; RUN: llc -march=mips -mcpu=mips32r6 -disable-mips-delay-filler < %s -filetype=obj \
; RUN: -o - | llvm-objdump -d - | FileCheck %s --check-prefix=ENCODING
; RUN: llc -march=mipsel -mcpu=mips64r6 -disable-mips-delay-filler -target-abi=n64 < %s | FileCheck %s
; RUN: llc -march=mips -mcpu=mips64r6 -disable-mips-delay-filler -target-abi=n64 < %s -filetype=obj \
; RUN: -o - | llvm-objdump -d - | FileCheck %s --check-prefix=ENCODING
; bnezc and beqzc have restriction that $rt != 0
define i32 @f() {
; CHECK-LABEL: f:
; CHECK-NOT: bnezc $0
%cmp = icmp eq i32 1, 1
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i32 1
if.end:
ret i32 0
}
define i32 @f1() {
; CHECK-LABEL: f1:
; CHECK-NOT: beqzc $0
%cmp = icmp eq i32 0, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i32 1
if.end:
ret i32 0
}
; We silently fixup cases where the register allocator or user has given us
; an instruction with incorrect operands that is trivially acceptable.
; beqc and bnec have the restriction that $rs < $rt.
define i32 @f2(i32 %a, i32 %b) {
; ENCODING-LABEL: <f2>:
; ENCODING-NOT: beqc $5, $4
; ENCODING-NOT: bnec $5, $4
%cmp = icmp eq i32 %b, %a
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i32 1
if.end:
ret i32 0
}
define i64 @f3() {
; CHECK-LABEL: f3:
; CHECK-NOT: bnezc $0
%cmp = icmp eq i64 1, 1
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i64 1
if.end:
ret i64 0
}
define i64 @f4() {
; CHECK-LABEL: f4:
; CHECK-NOT: beqzc $0
%cmp = icmp eq i64 0, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i64 1
if.end:
ret i64 0
}
; We silently fixup cases where the register allocator or user has given us
; an instruction with incorrect operands that is trivially acceptable.
; beqc and bnec have the restriction that $rs < $rt.
define i64 @f5(i64 %a, i64 %b) {
; ENCODING-LABEL: <f5>:
; ENCODING-NOT: beqc $5, $4
; ENCODING-NOT: bnec $5, $4
%cmp = icmp eq i64 %b, %a
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i64 1
if.end:
ret i64 0
}
define i32 @f6(i32 %a) {
; CHECK-LABEL: f6:
; CHECK: beqzc ${{[0-9]+}}, {{((\$)|(\.L))}}BB
%cmp = icmp eq i32 %a, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i32 1
if.end:
ret i32 0
}
define i32 @f7(i32 %a) {
; CHECK-LABEL: f7:
; CHECK: bnezc ${{[0-9]+}}, {{((\$)|(\.L))}}BB
%cmp = icmp eq i32 0, %a
br i1 %cmp, label %if.then, label %if.end
if.then:
ret i32 1
if.end:
ret i32 0
}
|
