1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=mipsel-linux-gnu -mcpu=mips32r2 -mattr=+micromips -asm-show-inst < %s |\
; RUN: FileCheck %s -check-prefixes=MMR2
; RUN: llc -mtriple=mipsel-linux-gnu -mcpu=mips32r2 -mattr=+dsp,+micromips -asm-show-inst < %s |\
; RUN: FileCheck %s -check-prefixes=MMR2-DSP
define i64 @test(i32 signext %a, i32 signext %b) {
; MMR2-LABEL: test:
; MMR2: # %bb.0: # %entry
; MMR2-NEXT: li16 $2, 0 # <MCInst #{{[0-9]+}} LI16_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-NEXT: # <MCOperand Imm:0>>
; MMR2-NEXT: li16 $3, 1 # <MCInst #{{[0-9]+}} LI16_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-NEXT: # <MCOperand Imm:1>>
; MMR2-NEXT: mtlo $3 # <MCInst #{{[0-9]+}} MTLO_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-NEXT: mthi $2 # <MCInst #{{[0-9]+}} MTHI_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-NEXT: madd $4, $5 # <MCInst #{{[0-9]+}} MADD
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-NEXT: mflo16 $2 # <MCInst #{{[0-9]+}} MFLO16_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-NEXT: mfhi16 $3 # <MCInst #{{[0-9]+}} MFHI16_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-NEXT: jrc $ra # <MCInst #{{[0-9]+}} JRC16_MM
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
;
; MMR2-DSP-LABEL: test:
; MMR2-DSP: # %bb.0: # %entry
; MMR2-DSP-NEXT: li16 $2, 0 # <MCInst #{{[0-9]+}} LI16_MM
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Imm:0>>
; MMR2-DSP-NEXT: li16 $3, 1 # <MCInst #{{[0-9]+}} LI16_MM
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Imm:1>>
; MMR2-DSP-NEXT: mtlo $3, $ac0 # <MCInst #{{[0-9]+}} MTLO_DSP
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-DSP-NEXT: mthi $2, $ac0 # <MCInst #{{[0-9]+}} MTHI_DSP
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-DSP-NEXT: madd $ac0, $4, $5 # <MCInst #{{[0-9]+}} MADD_DSP
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-DSP-NEXT: mflo $2, $ac0 # <MCInst #{{[0-9]+}} MFLO_DSP
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-DSP-NEXT: jr $ra # <MCInst #{{[0-9]+}} JR_MM
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
; MMR2-DSP-NEXT: mfhi $3, $ac0 # <MCInst #{{[0-9]+}} MFHI_DSP
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
entry:
%conv = sext i32 %a to i64
%conv1 = sext i32 %b to i64
%mul = mul nsw i64 %conv, %conv1
%add = add nsw i64 %mul, 1
ret i64 %add
}
|
