1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr9 -verify-machineinstrs | FileCheck %s
; RUN: llc < %s -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr9 -verify-machineinstrs | FileCheck %s
; RUN: llc < %s -mtriple=powerpc64-unknown-aix -mcpu=pwr9 -verify-machineinstrs | FileCheck %s --check-prefix=CHECK-AIX-64
; RUN: llc < %s -mtriple=powerpc-unknown-aix -mcpu=pwr9 -verify-machineinstrs | FileCheck %s --check-prefix=CHECK-AIX-32
define dso_local signext i32 @test(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) local_unnamed_addr {
; CHECK-LABEL: test:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vcmpgtsw. 2, 2, 3
; CHECK-NEXT: bge 6, .LBB0_2
; CHECK-NEXT: # %bb.1: # %land.rhs
; CHECK-NEXT: vcmpgtsw. 2, 4, 3
; CHECK-NEXT: mfocrf 3, 2
; CHECK-NEXT: rlwinm 3, 3, 25, 31, 31
; CHECK-NEXT: clrldi 3, 3, 32
; CHECK-NEXT: blr
; CHECK-NEXT: .LBB0_2:
; CHECK-NEXT: li 3, 0
; CHECK-NEXT: blr
;
; CHECK-AIX-64-LABEL: test:
; CHECK-AIX-64: # %bb.0: # %entry
; CHECK-AIX-64-NEXT: vcmpgtsw. 2, 2, 3
; CHECK-AIX-64-NEXT: bge 6, L..BB0_2
; CHECK-AIX-64-NEXT: # %bb.1: # %land.rhs
; CHECK-AIX-64-NEXT: vcmpgtsw. 2, 4, 3
; CHECK-AIX-64-NEXT: mfocrf 3, 2
; CHECK-AIX-64-NEXT: rlwinm 3, 3, 25, 31, 31
; CHECK-AIX-64-NEXT: clrldi 3, 3, 32
; CHECK-AIX-64-NEXT: blr
; CHECK-AIX-64-NEXT: L..BB0_2:
; CHECK-AIX-64-NEXT: li 3, 0
; CHECK-AIX-64-NEXT: blr
;
; CHECK-AIX-32-LABEL: test:
; CHECK-AIX-32: # %bb.0: # %entry
; CHECK-AIX-32-NEXT: vcmpgtsw. 2, 2, 3
; CHECK-AIX-32-NEXT: bge 6, L..BB0_2
; CHECK-AIX-32-NEXT: # %bb.1: # %land.rhs
; CHECK-AIX-32-NEXT: vcmpgtsw. 2, 4, 3
; CHECK-AIX-32-NEXT: mfocrf 3, 2
; CHECK-AIX-32-NEXT: rlwinm 3, 3, 25, 31, 31
; CHECK-AIX-32-NEXT: blr
; CHECK-AIX-32-NEXT: L..BB0_2:
; CHECK-AIX-32-NEXT: li 3, 0
; CHECK-AIX-32-NEXT: blr
entry:
%0 = tail call i32 @llvm.ppc.altivec.vcmpgtsw.p(i32 2, <4 x i32> %a, <4 x i32> %b)
%tobool.not = icmp eq i32 %0, 0
br i1 %tobool.not, label %land.end, label %land.rhs
land.rhs: ; preds = %entry
%1 = tail call i32 @llvm.ppc.altivec.vcmpgtsw.p(i32 2, <4 x i32> %c, <4 x i32> %b)
%tobool1 = icmp ne i32 %1, 0
%phi.cast = zext i1 %tobool1 to i32
br label %land.end
land.end: ; preds = %land.rhs, %entry
%2 = phi i32 [ 0, %entry ], [ %phi.cast, %land.rhs ]
ret i32 %2
}
declare i32 @llvm.ppc.altivec.vcmpgtsw.p(i32, <4 x i32>, <4 x i32>)
|
