File: pcrel-linkeropt-option.ll

package info (click to toggle)
llvm-toolchain-14 1%3A14.0.6-12
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,496,180 kB
  • sloc: cpp: 5,593,972; ansic: 986,872; asm: 585,869; python: 184,223; objc: 72,530; lisp: 31,119; f90: 27,793; javascript: 9,780; pascal: 9,762; sh: 9,482; perl: 7,468; ml: 5,432; awk: 3,523; makefile: 2,538; xml: 953; cs: 573; fortran: 567
file content (39 lines) | stat: -rw-r--r-- 1,508 bytes parent folder | download | duplicates (7)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:   -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN:   < %s | FileCheck %s --check-prefix=DEFAULT
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:   -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN:   -ppc-pcrel-linker-opt=true < %s | FileCheck %s --check-prefix=ON
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:   -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN:   -ppc-pcrel-linker-opt=false < %s | FileCheck %s --check-prefix=OFF

@input8 = external local_unnamed_addr global i8, align 1

define dso_local i8 @Read8() local_unnamed_addr {
; DEFAULT-LABEL: Read8:
; DEFAULT:       # %bb.0: # %entry
; DEFAULT-NEXT:    pld r3, input8@got@pcrel(0), 1
; DEFAULT-NEXT:  .Lpcrel0:
; DEFAULT-NEXT:    .reloc .Lpcrel0-8,R_PPC64_PCREL_OPT,.-(.Lpcrel0-8)
; DEFAULT-NEXT:    lbz r3, 0(r3)
; DEFAULT-NEXT:    blr
;
; ON-LABEL: Read8:
; ON:       # %bb.0: # %entry
; ON-NEXT:    pld r3, input8@got@pcrel(0), 1
; ON-NEXT:  .Lpcrel0:
; ON-NEXT:    .reloc .Lpcrel0-8,R_PPC64_PCREL_OPT,.-(.Lpcrel0-8)
; ON-NEXT:    lbz r3, 0(r3)
; ON-NEXT:    blr
;
; OFF-LABEL: Read8:
; OFF:       # %bb.0: # %entry
; OFF-NEXT:    pld r3, input8@got@pcrel(0), 1
; OFF-NEXT:    lbz r3, 0(r3)
; OFF-NEXT:    blr
entry:
  %0 = load i8, i8* @input8, align 1
  ret i8 %0
}