1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=powerpc-unknown-linux-gnu < %s | FileCheck %s --check-prefixes=PPC
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu < %s | FileCheck %s --check-prefixes=PPC64LE
define i1 @test_srem_odd(i29 %X) nounwind {
; PPC-LABEL: test_srem_odd:
; PPC: # %bb.0:
; PPC-NEXT: lis 4, 8026
; PPC-NEXT: ori 4, 4, 33099
; PPC-NEXT: mullw 3, 3, 4
; PPC-NEXT: addi 3, 3, 24493
; PPC-NEXT: lis 4, 82
; PPC-NEXT: addis 3, 3, 41
; PPC-NEXT: ori 4, 4, 48987
; PPC-NEXT: clrlwi 3, 3, 3
; PPC-NEXT: cmplw 3, 4
; PPC-NEXT: li 3, 0
; PPC-NEXT: li 4, 1
; PPC-NEXT: bc 12, 0, .LBB0_1
; PPC-NEXT: blr
; PPC-NEXT: .LBB0_1:
; PPC-NEXT: addi 3, 4, 0
; PPC-NEXT: blr
;
; PPC64LE-LABEL: test_srem_odd:
; PPC64LE: # %bb.0:
; PPC64LE-NEXT: lis 4, 8026
; PPC64LE-NEXT: ori 4, 4, 33099
; PPC64LE-NEXT: mullw 3, 3, 4
; PPC64LE-NEXT: lis 4, 82
; PPC64LE-NEXT: ori 4, 4, 48987
; PPC64LE-NEXT: addi 3, 3, 24493
; PPC64LE-NEXT: addis 3, 3, 41
; PPC64LE-NEXT: clrlwi 3, 3, 3
; PPC64LE-NEXT: cmplw 3, 4
; PPC64LE-NEXT: li 3, 0
; PPC64LE-NEXT: li 4, 1
; PPC64LE-NEXT: isellt 3, 4, 3
; PPC64LE-NEXT: blr
%srem = srem i29 %X, 99
%cmp = icmp eq i29 %srem, 0
ret i1 %cmp
}
define i1 @test_srem_even(i4 %X) nounwind {
; PPC-LABEL: test_srem_even:
; PPC: # %bb.0:
; PPC-NEXT: lis 4, 10922
; PPC-NEXT: slwi 3, 3, 28
; PPC-NEXT: ori 4, 4, 43691
; PPC-NEXT: srawi 3, 3, 28
; PPC-NEXT: mulhw 4, 3, 4
; PPC-NEXT: srwi 5, 4, 31
; PPC-NEXT: add 4, 4, 5
; PPC-NEXT: li 5, 0
; PPC-NEXT: mulli 4, 4, 6
; PPC-NEXT: sub 3, 3, 4
; PPC-NEXT: cmpwi 3, 1
; PPC-NEXT: li 3, 1
; PPC-NEXT: bclr 12, 2, 0
; PPC-NEXT: # %bb.1:
; PPC-NEXT: ori 3, 5, 0
; PPC-NEXT: blr
;
; PPC64LE-LABEL: test_srem_even:
; PPC64LE: # %bb.0:
; PPC64LE-NEXT: lis 4, 10922
; PPC64LE-NEXT: slwi 3, 3, 28
; PPC64LE-NEXT: ori 4, 4, 43691
; PPC64LE-NEXT: srawi 3, 3, 28
; PPC64LE-NEXT: mulhw 4, 3, 4
; PPC64LE-NEXT: srwi 5, 4, 31
; PPC64LE-NEXT: add 4, 4, 5
; PPC64LE-NEXT: mulli 4, 4, 6
; PPC64LE-NEXT: sub 3, 3, 4
; PPC64LE-NEXT: li 4, 1
; PPC64LE-NEXT: cmpwi 3, 1
; PPC64LE-NEXT: li 3, 0
; PPC64LE-NEXT: iseleq 3, 4, 3
; PPC64LE-NEXT: blr
%srem = srem i4 %X, 6
%cmp = icmp eq i4 %srem, 1
ret i1 %cmp
}
define i1 @test_srem_pow2_setne(i6 %X) nounwind {
; PPC-LABEL: test_srem_pow2_setne:
; PPC: # %bb.0:
; PPC-NEXT: slwi 4, 3, 26
; PPC-NEXT: srawi 4, 4, 26
; PPC-NEXT: rlwinm 4, 4, 23, 30, 31
; PPC-NEXT: add 4, 3, 4
; PPC-NEXT: rlwinm 4, 4, 0, 26, 29
; PPC-NEXT: sub 3, 3, 4
; PPC-NEXT: clrlwi 3, 3, 26
; PPC-NEXT: cntlzw 3, 3
; PPC-NEXT: not 3, 3
; PPC-NEXT: rlwinm 3, 3, 27, 31, 31
; PPC-NEXT: blr
;
; PPC64LE-LABEL: test_srem_pow2_setne:
; PPC64LE: # %bb.0:
; PPC64LE-NEXT: slwi 4, 3, 26
; PPC64LE-NEXT: srawi 4, 4, 26
; PPC64LE-NEXT: rlwinm 4, 4, 23, 30, 31
; PPC64LE-NEXT: add 4, 3, 4
; PPC64LE-NEXT: rlwinm 4, 4, 0, 26, 29
; PPC64LE-NEXT: sub 3, 3, 4
; PPC64LE-NEXT: clrlwi 3, 3, 26
; PPC64LE-NEXT: cntlzw 3, 3
; PPC64LE-NEXT: not 3, 3
; PPC64LE-NEXT: rlwinm 3, 3, 27, 31, 31
; PPC64LE-NEXT: blr
%srem = srem i6 %X, 4
%cmp = icmp ne i6 %srem, 0
ret i1 %cmp
}
define <3 x i1> @test_srem_vec(<3 x i33> %X) nounwind {
; PPC-LABEL: test_srem_vec:
; PPC: # %bb.0:
; PPC-NEXT: mflr 0
; PPC-NEXT: stw 0, 4(1)
; PPC-NEXT: stwu 1, -48(1)
; PPC-NEXT: stw 29, 36(1) # 4-byte Folded Spill
; PPC-NEXT: mr 29, 6
; PPC-NEXT: clrlwi 5, 5, 31
; PPC-NEXT: clrlwi 6, 7, 31
; PPC-NEXT: clrlwi 3, 3, 31
; PPC-NEXT: stw 27, 28(1) # 4-byte Folded Spill
; PPC-NEXT: neg 27, 6
; PPC-NEXT: stw 28, 32(1) # 4-byte Folded Spill
; PPC-NEXT: neg 28, 5
; PPC-NEXT: neg 3, 3
; PPC-NEXT: li 5, 0
; PPC-NEXT: li 6, 9
; PPC-NEXT: stw 25, 20(1) # 4-byte Folded Spill
; PPC-NEXT: stw 26, 24(1) # 4-byte Folded Spill
; PPC-NEXT: stw 30, 40(1) # 4-byte Folded Spill
; PPC-NEXT: mr 30, 8
; PPC-NEXT: bl __moddi3
; PPC-NEXT: mr 26, 3
; PPC-NEXT: mr 25, 4
; PPC-NEXT: mr 3, 27
; PPC-NEXT: mr 4, 30
; PPC-NEXT: li 5, -1
; PPC-NEXT: li 6, -9
; PPC-NEXT: bl __moddi3
; PPC-NEXT: mr 30, 3
; PPC-NEXT: mr 27, 4
; PPC-NEXT: mr 3, 28
; PPC-NEXT: mr 4, 29
; PPC-NEXT: li 5, 0
; PPC-NEXT: li 6, 9
; PPC-NEXT: bl __moddi3
; PPC-NEXT: not 3, 3
; PPC-NEXT: xori 4, 4, 65533
; PPC-NEXT: xori 5, 27, 3
; PPC-NEXT: xori 6, 25, 3
; PPC-NEXT: clrlwi 3, 3, 31
; PPC-NEXT: xoris 4, 4, 65535
; PPC-NEXT: or 5, 5, 30
; PPC-NEXT: or 6, 6, 26
; PPC-NEXT: or 4, 4, 3
; PPC-NEXT: cntlzw 6, 6
; PPC-NEXT: cntlzw 5, 5
; PPC-NEXT: cntlzw 4, 4
; PPC-NEXT: not 3, 6
; PPC-NEXT: not 5, 5
; PPC-NEXT: not 4, 4
; PPC-NEXT: rlwinm 3, 3, 27, 31, 31
; PPC-NEXT: rlwinm 5, 5, 27, 31, 31
; PPC-NEXT: rlwinm 4, 4, 27, 31, 31
; PPC-NEXT: lwz 30, 40(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 29, 36(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 28, 32(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 27, 28(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 26, 24(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 25, 20(1) # 4-byte Folded Reload
; PPC-NEXT: lwz 0, 52(1)
; PPC-NEXT: addi 1, 1, 48
; PPC-NEXT: mtlr 0
; PPC-NEXT: blr
;
; PPC64LE-LABEL: test_srem_vec:
; PPC64LE: # %bb.0:
; PPC64LE-NEXT: lis 6, 1820
; PPC64LE-NEXT: sldi 3, 3, 31
; PPC64LE-NEXT: ori 6, 6, 29127
; PPC64LE-NEXT: sldi 5, 5, 31
; PPC64LE-NEXT: rldic 6, 6, 34, 3
; PPC64LE-NEXT: sldi 4, 4, 31
; PPC64LE-NEXT: oris 6, 6, 29127
; PPC64LE-NEXT: sradi 3, 3, 31
; PPC64LE-NEXT: ori 7, 6, 7282
; PPC64LE-NEXT: sradi 5, 5, 31
; PPC64LE-NEXT: ori 6, 6, 7281
; PPC64LE-NEXT: sradi 4, 4, 31
; PPC64LE-NEXT: mulhd 8, 3, 7
; PPC64LE-NEXT: mulhd 7, 4, 7
; PPC64LE-NEXT: mulhd 6, 5, 6
; PPC64LE-NEXT: rldicl 9, 8, 1, 63
; PPC64LE-NEXT: rldicl 10, 7, 1, 63
; PPC64LE-NEXT: sub 6, 6, 5
; PPC64LE-NEXT: add 8, 8, 9
; PPC64LE-NEXT: rldicl 9, 6, 1, 63
; PPC64LE-NEXT: add 7, 7, 10
; PPC64LE-NEXT: sradi 6, 6, 3
; PPC64LE-NEXT: sldi 10, 8, 3
; PPC64LE-NEXT: add 6, 6, 9
; PPC64LE-NEXT: add 8, 8, 10
; PPC64LE-NEXT: addis 9, 2, .LCPI3_0@toc@ha
; PPC64LE-NEXT: sldi 10, 7, 3
; PPC64LE-NEXT: sub 3, 3, 8
; PPC64LE-NEXT: addi 9, 9, .LCPI3_0@toc@l
; PPC64LE-NEXT: add 7, 7, 10
; PPC64LE-NEXT: sldi 8, 6, 3
; PPC64LE-NEXT: lxvd2x 0, 0, 9
; PPC64LE-NEXT: mtfprd 1, 3
; PPC64LE-NEXT: sub 4, 4, 7
; PPC64LE-NEXT: add 6, 6, 8
; PPC64LE-NEXT: addis 7, 2, .LCPI3_1@toc@ha
; PPC64LE-NEXT: mtfprd 2, 4
; PPC64LE-NEXT: add 4, 5, 6
; PPC64LE-NEXT: addi 3, 7, .LCPI3_1@toc@l
; PPC64LE-NEXT: addis 5, 2, .LCPI3_2@toc@ha
; PPC64LE-NEXT: mtfprd 4, 4
; PPC64LE-NEXT: lxvd2x 3, 0, 3
; PPC64LE-NEXT: addi 3, 5, .LCPI3_2@toc@l
; PPC64LE-NEXT: xxswapd 34, 0
; PPC64LE-NEXT: xxmrghd 35, 2, 1
; PPC64LE-NEXT: lxvd2x 0, 0, 3
; PPC64LE-NEXT: xxswapd 36, 4
; PPC64LE-NEXT: xxswapd 37, 3
; PPC64LE-NEXT: xxland 35, 35, 34
; PPC64LE-NEXT: xxland 34, 36, 34
; PPC64LE-NEXT: xxswapd 36, 0
; PPC64LE-NEXT: vcmpequd 3, 3, 5
; PPC64LE-NEXT: vcmpequd 2, 2, 4
; PPC64LE-NEXT: xxlnor 0, 35, 35
; PPC64LE-NEXT: xxlnor 34, 34, 34
; PPC64LE-NEXT: xxswapd 1, 0
; PPC64LE-NEXT: mffprwz 4, 0
; PPC64LE-NEXT: xxswapd 2, 34
; PPC64LE-NEXT: mffprwz 3, 1
; PPC64LE-NEXT: mffprwz 5, 2
; PPC64LE-NEXT: blr
%srem = srem <3 x i33> %X, <i33 9, i33 9, i33 -9>
%cmp = icmp ne <3 x i33> %srem, <i33 3, i33 -3, i33 3>
ret <3 x i1> %cmp
}
|
