1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu | FileCheck %s --check-prefixes=PPC64
; RUN: llc < %s -mtriple=powerpc-unknown-linux-gnu | FileCheck %s --check-prefixes=PPC32
define { i128, i8 } @muloti_test(i128 %l, i128 %r) unnamed_addr #0 {
; PPC64-LABEL: muloti_test:
; PPC64: # %bb.0: # %start
; PPC64-NEXT: addic 8, 5, -1
; PPC64-NEXT: mulhdu 9, 5, 4
; PPC64-NEXT: mulld 10, 5, 4
; PPC64-NEXT: subfe 5, 8, 5
; PPC64-NEXT: mulld 8, 3, 6
; PPC64-NEXT: add 8, 8, 10
; PPC64-NEXT: addic 10, 3, -1
; PPC64-NEXT: mulhdu 7, 3, 6
; PPC64-NEXT: subfe 3, 10, 3
; PPC64-NEXT: and 5, 3, 5
; PPC64-NEXT: addic 3, 7, -1
; PPC64-NEXT: subfe 7, 3, 7
; PPC64-NEXT: or 5, 5, 7
; PPC64-NEXT: mulhdu 10, 4, 6
; PPC64-NEXT: addic 7, 9, -1
; PPC64-NEXT: add 3, 10, 8
; PPC64-NEXT: subfe 7, 7, 9
; PPC64-NEXT: or 5, 5, 7
; PPC64-NEXT: subc 7, 3, 10
; PPC64-NEXT: subfe 7, 3, 3
; PPC64-NEXT: neg 7, 7
; PPC64-NEXT: or 5, 5, 7
; PPC64-NEXT: mulld 4, 4, 6
; PPC64-NEXT: blr
;
; PPC32-LABEL: muloti_test:
; PPC32: # %bb.0: # %start
; PPC32-NEXT: stwu 1, -64(1)
; PPC32-NEXT: stw 26, 40(1) # 4-byte Folded Spill
; PPC32-NEXT: mulhwu. 26, 7, 6
; PPC32-NEXT: mcrf 1, 0
; PPC32-NEXT: mfcr 12
; PPC32-NEXT: cmpwi 7, 5, 0
; PPC32-NEXT: cmpwi 2, 7, 0
; PPC32-NEXT: stw 22, 24(1) # 4-byte Folded Spill
; PPC32-NEXT: mulhwu. 26, 5, 8
; PPC32-NEXT: mcrf 5, 0
; PPC32-NEXT: stw 23, 28(1) # 4-byte Folded Spill
; PPC32-NEXT: crnor 28, 30, 10
; PPC32-NEXT: stw 29, 52(1) # 4-byte Folded Spill
; PPC32-NEXT: cmpwi 2, 9, 0
; PPC32-NEXT: mulhwu. 26, 3, 10
; PPC32-NEXT: mcrf 6, 0
; PPC32-NEXT: cmpwi 3, 3, 0
; PPC32-NEXT: stw 24, 32(1) # 4-byte Folded Spill
; PPC32-NEXT: crnor 29, 10, 14
; PPC32-NEXT: stw 25, 36(1) # 4-byte Folded Spill
; PPC32-NEXT: mulhwu. 26, 9, 4
; PPC32-NEXT: stw 27, 44(1) # 4-byte Folded Spill
; PPC32-NEXT: crorc 28, 28, 6
; PPC32-NEXT: stw 28, 48(1) # 4-byte Folded Spill
; PPC32-NEXT: crorc 20, 28, 22
; PPC32-NEXT: stw 30, 56(1) # 4-byte Folded Spill
; PPC32-NEXT: mulhwu 0, 6, 10
; PPC32-NEXT: stw 12, 20(1)
; PPC32-NEXT: crorc 21, 29, 26
; PPC32-NEXT: crorc 21, 21, 2
; PPC32-NEXT: li 11, 0
; PPC32-NEXT: mullw 26, 5, 10
; PPC32-NEXT: addc 0, 26, 0
; PPC32-NEXT: mulhwu 29, 5, 10
; PPC32-NEXT: addze 29, 29
; PPC32-NEXT: mullw 23, 5, 8
; PPC32-NEXT: mullw 22, 7, 6
; PPC32-NEXT: mulhwu 30, 6, 9
; PPC32-NEXT: mulhwu 12, 5, 9
; PPC32-NEXT: mulhwu 28, 8, 6
; PPC32-NEXT: mullw 25, 6, 9
; PPC32-NEXT: mullw 24, 5, 9
; PPC32-NEXT: mullw 5, 9, 4
; PPC32-NEXT: add 9, 22, 23
; PPC32-NEXT: add 9, 28, 9
; PPC32-NEXT: cmplw 1, 9, 28
; PPC32-NEXT: cror 20, 20, 4
; PPC32-NEXT: mullw 23, 3, 10
; PPC32-NEXT: add 26, 23, 5
; PPC32-NEXT: addc 5, 25, 0
; PPC32-NEXT: addze 30, 30
; PPC32-NEXT: or. 3, 4, 3
; PPC32-NEXT: mulhwu 27, 4, 10
; PPC32-NEXT: mcrf 1, 0
; PPC32-NEXT: addc 3, 29, 30
; PPC32-NEXT: add 26, 27, 26
; PPC32-NEXT: cmplw 6, 26, 27
; PPC32-NEXT: cror 21, 21, 24
; PPC32-NEXT: mullw 0, 4, 10
; PPC32-NEXT: or. 4, 8, 7
; PPC32-NEXT: addze 4, 11
; PPC32-NEXT: addc 7, 24, 3
; PPC32-NEXT: crnor 22, 2, 6
; PPC32-NEXT: mullw 28, 8, 6
; PPC32-NEXT: adde 8, 12, 4
; PPC32-NEXT: addc 3, 0, 28
; PPC32-NEXT: adde 9, 26, 9
; PPC32-NEXT: addc 4, 7, 3
; PPC32-NEXT: adde 3, 8, 9
; PPC32-NEXT: cror 21, 22, 21
; PPC32-NEXT: cmplw 4, 7
; PPC32-NEXT: cmplw 1, 3, 8
; PPC32-NEXT: lwz 12, 20(1)
; PPC32-NEXT: cror 20, 21, 20
; PPC32-NEXT: crandc 21, 4, 6
; PPC32-NEXT: crand 22, 6, 0
; PPC32-NEXT: cror 21, 22, 21
; PPC32-NEXT: crnor 20, 20, 21
; PPC32-NEXT: li 7, 1
; PPC32-NEXT: mullw 6, 6, 10
; PPC32-NEXT: bc 12, 20, .LBB0_1
; PPC32-NEXT: b .LBB0_2
; PPC32-NEXT: .LBB0_1: # %start
; PPC32-NEXT: li 7, 0
; PPC32-NEXT: .LBB0_2: # %start
; PPC32-NEXT: mtcrf 32, 12 # cr2
; PPC32-NEXT: mtcrf 16, 12 # cr3
; PPC32-NEXT: lwz 30, 56(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 29, 52(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 28, 48(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 27, 44(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 26, 40(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 25, 36(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 24, 32(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 23, 28(1) # 4-byte Folded Reload
; PPC32-NEXT: lwz 22, 24(1) # 4-byte Folded Reload
; PPC32-NEXT: addi 1, 1, 64
; PPC32-NEXT: blr
start:
%0 = tail call { i128, i1 } @llvm.umul.with.overflow.i128(i128 %l, i128 %r) #2
%1 = extractvalue { i128, i1 } %0, 0
%2 = extractvalue { i128, i1 } %0, 1
%3 = zext i1 %2 to i8
%4 = insertvalue { i128, i8 } undef, i128 %1, 0
%5 = insertvalue { i128, i8 } %4, i8 %3, 1
ret { i128, i8 } %5
}
; Function Attrs: nounwind readnone speculatable
declare { i128, i1 } @llvm.umul.with.overflow.i128(i128, i128) #1
attributes #0 = { nounwind readnone }
attributes #1 = { nounwind readnone speculatable }
attributes #2 = { nounwind }
|
