1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -mcpu=pwr8 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P8
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P9
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
; RUN: -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-BE
define <2 x double> @test2elt(i64 %a.coerce) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: mtfprd f0, r3
; CHECK-P8-NEXT: xxswapd v2, vs0
; CHECK-P8-NEXT: xxmrglw v2, v2, v2
; CHECK-P8-NEXT: xvcvuxwdp v2, v2
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test2elt:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: mtfprd f0, r3
; CHECK-P9-NEXT: xxswapd v2, vs0
; CHECK-P9-NEXT: xxmrglw v2, v2, v2
; CHECK-P9-NEXT: xvcvuxwdp v2, v2
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test2elt:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: mtfprd f0, r3
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvuxwdp v2, v2
; CHECK-BE-NEXT: blr
entry:
%0 = bitcast i64 %a.coerce to <2 x i32>
%1 = uitofp <2 x i32> %0 to <2 x double>
ret <2 x double> %1
}
define void @test4elt(<4 x double>* noalias nocapture sret(<4 x double>) %agg.result, <4 x i32> %a) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: xxmrglw v3, v2, v2
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: li r4, 16
; CHECK-P8-NEXT: xvcvuxwdp vs0, v3
; CHECK-P8-NEXT: xvcvuxwdp vs1, v2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: stxvd2x vs0, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test4elt:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: xxmrglw v3, v2, v2
; CHECK-P9-NEXT: xxmrghw v2, v2, v2
; CHECK-P9-NEXT: xvcvuxwdp vs0, v3
; CHECK-P9-NEXT: xvcvuxwdp vs1, v2
; CHECK-P9-NEXT: stxv vs1, 16(r3)
; CHECK-P9-NEXT: stxv vs0, 0(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test4elt:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: xxmrghw v3, v2, v2
; CHECK-BE-NEXT: xxmrglw v2, v2, v2
; CHECK-BE-NEXT: xvcvuxwdp vs0, v3
; CHECK-BE-NEXT: xvcvuxwdp vs1, v2
; CHECK-BE-NEXT: stxv vs1, 16(r3)
; CHECK-BE-NEXT: stxv vs0, 0(r3)
; CHECK-BE-NEXT: blr
entry:
%0 = uitofp <4 x i32> %a to <4 x double>
store <4 x double> %0, <4 x double>* %agg.result, align 32
ret void
}
define void @test8elt(<8 x double>* noalias nocapture sret(<8 x double>) %agg.result, <8 x i32>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test8elt:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: li r5, 16
; CHECK-P8-NEXT: lvx v3, 0, r4
; CHECK-P8-NEXT: li r6, 32
; CHECK-P8-NEXT: lvx v2, r4, r5
; CHECK-P8-NEXT: li r4, 48
; CHECK-P8-NEXT: xxmrglw v5, v3, v3
; CHECK-P8-NEXT: xxmrghw v3, v3, v3
; CHECK-P8-NEXT: xxmrglw v4, v2, v2
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: xvcvuxwdp vs2, v5
; CHECK-P8-NEXT: xvcvuxwdp vs0, v4
; CHECK-P8-NEXT: xvcvuxwdp vs1, v2
; CHECK-P8-NEXT: xvcvuxwdp vs3, v3
; CHECK-P8-NEXT: xxswapd vs2, vs2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: xxswapd vs3, vs3
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: stxvd2x vs0, r3, r6
; CHECK-P8-NEXT: stxvd2x vs3, r3, r5
; CHECK-P8-NEXT: stxvd2x vs2, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test8elt:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: lxv vs1, 0(r4)
; CHECK-P9-NEXT: lxv vs0, 16(r4)
; CHECK-P9-NEXT: xxmrglw v2, vs1, vs1
; CHECK-P9-NEXT: xvcvuxwdp vs2, v2
; CHECK-P9-NEXT: xxmrghw v2, vs1, vs1
; CHECK-P9-NEXT: xvcvuxwdp vs1, v2
; CHECK-P9-NEXT: xxmrglw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvuxwdp vs3, v2
; CHECK-P9-NEXT: xxmrghw v2, vs0, vs0
; CHECK-P9-NEXT: stxv vs2, 0(r3)
; CHECK-P9-NEXT: xvcvuxwdp vs0, v2
; CHECK-P9-NEXT: stxv vs1, 16(r3)
; CHECK-P9-NEXT: stxv vs3, 32(r3)
; CHECK-P9-NEXT: stxv vs0, 48(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test8elt:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: lxv vs1, 0(r4)
; CHECK-BE-NEXT: lxv vs0, 16(r4)
; CHECK-BE-NEXT: xxmrghw v2, vs1, vs1
; CHECK-BE-NEXT: xvcvuxwdp vs2, v2
; CHECK-BE-NEXT: xxmrglw v2, vs1, vs1
; CHECK-BE-NEXT: xvcvuxwdp vs1, v2
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvuxwdp vs3, v2
; CHECK-BE-NEXT: xxmrglw v2, vs0, vs0
; CHECK-BE-NEXT: stxv vs2, 0(r3)
; CHECK-BE-NEXT: xvcvuxwdp vs0, v2
; CHECK-BE-NEXT: stxv vs1, 16(r3)
; CHECK-BE-NEXT: stxv vs3, 32(r3)
; CHECK-BE-NEXT: stxv vs0, 48(r3)
; CHECK-BE-NEXT: blr
entry:
%a = load <8 x i32>, <8 x i32>* %0, align 32
%1 = uitofp <8 x i32> %a to <8 x double>
store <8 x double> %1, <8 x double>* %agg.result, align 64
ret void
}
define void @test16elt(<16 x double>* noalias nocapture sret(<16 x double>) %agg.result, <16 x i32>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test16elt:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: li r5, 16
; CHECK-P8-NEXT: li r6, 48
; CHECK-P8-NEXT: li r7, 32
; CHECK-P8-NEXT: li r8, 64
; CHECK-P8-NEXT: lvx v2, r4, r5
; CHECK-P8-NEXT: lvx v3, r4, r6
; CHECK-P8-NEXT: lvx v0, r4, r7
; CHECK-P8-NEXT: xxmrglw v4, v2, v2
; CHECK-P8-NEXT: xxmrghw v5, v3, v3
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: xxmrglw v3, v3, v3
; CHECK-P8-NEXT: xvcvuxwdp vs0, v4
; CHECK-P8-NEXT: lvx v4, 0, r4
; CHECK-P8-NEXT: li r4, 112
; CHECK-P8-NEXT: xvcvuxwdp vs1, v5
; CHECK-P8-NEXT: xxmrghw v5, v0, v0
; CHECK-P8-NEXT: xxmrglw v0, v0, v0
; CHECK-P8-NEXT: xvcvuxwdp vs2, v2
; CHECK-P8-NEXT: xxmrglw v2, v4, v4
; CHECK-P8-NEXT: xvcvuxwdp vs3, v3
; CHECK-P8-NEXT: xxmrghw v3, v4, v4
; CHECK-P8-NEXT: xvcvuxwdp vs4, v5
; CHECK-P8-NEXT: xvcvuxwdp vs5, v0
; CHECK-P8-NEXT: xvcvuxwdp vs6, v2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xvcvuxwdp vs7, v3
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: xxswapd vs2, vs2
; CHECK-P8-NEXT: xxswapd vs3, vs3
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: li r4, 96
; CHECK-P8-NEXT: xxswapd vs4, vs4
; CHECK-P8-NEXT: xxswapd vs1, vs5
; CHECK-P8-NEXT: stxvd2x vs3, r3, r4
; CHECK-P8-NEXT: xxswapd vs5, vs6
; CHECK-P8-NEXT: li r4, 80
; CHECK-P8-NEXT: xxswapd vs3, vs7
; CHECK-P8-NEXT: stxvd2x vs4, r3, r4
; CHECK-P8-NEXT: stxvd2x vs1, r3, r8
; CHECK-P8-NEXT: stxvd2x vs2, r3, r6
; CHECK-P8-NEXT: stxvd2x vs0, r3, r7
; CHECK-P8-NEXT: stxvd2x vs3, r3, r5
; CHECK-P8-NEXT: stxvd2x vs5, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test16elt:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: lxv vs0, 0(r4)
; CHECK-P9-NEXT: lxv vs2, 16(r4)
; CHECK-P9-NEXT: lxv vs5, 32(r4)
; CHECK-P9-NEXT: lxv vs4, 48(r4)
; CHECK-P9-NEXT: xxmrglw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvuxwdp vs1, v2
; CHECK-P9-NEXT: xxmrghw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvuxwdp vs0, v2
; CHECK-P9-NEXT: xxmrglw v2, vs2, vs2
; CHECK-P9-NEXT: xvcvuxwdp vs3, v2
; CHECK-P9-NEXT: xxmrghw v2, vs2, vs2
; CHECK-P9-NEXT: stxv vs1, 0(r3)
; CHECK-P9-NEXT: stxv vs0, 16(r3)
; CHECK-P9-NEXT: xvcvuxwdp vs2, v2
; CHECK-P9-NEXT: xxmrglw v2, vs5, vs5
; CHECK-P9-NEXT: xvcvuxwdp vs6, v2
; CHECK-P9-NEXT: xxmrghw v2, vs5, vs5
; CHECK-P9-NEXT: stxv vs3, 32(r3)
; CHECK-P9-NEXT: stxv vs2, 48(r3)
; CHECK-P9-NEXT: xvcvuxwdp vs5, v2
; CHECK-P9-NEXT: xxmrglw v2, vs4, vs4
; CHECK-P9-NEXT: xvcvuxwdp vs7, v2
; CHECK-P9-NEXT: xxmrghw v2, vs4, vs4
; CHECK-P9-NEXT: stxv vs6, 64(r3)
; CHECK-P9-NEXT: stxv vs5, 80(r3)
; CHECK-P9-NEXT: xvcvuxwdp vs4, v2
; CHECK-P9-NEXT: stxv vs7, 96(r3)
; CHECK-P9-NEXT: stxv vs4, 112(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test16elt:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: lxv vs0, 0(r4)
; CHECK-BE-NEXT: lxv vs2, 16(r4)
; CHECK-BE-NEXT: lxv vs5, 32(r4)
; CHECK-BE-NEXT: lxv vs4, 48(r4)
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvuxwdp vs1, v2
; CHECK-BE-NEXT: xxmrglw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvuxwdp vs0, v2
; CHECK-BE-NEXT: xxmrghw v2, vs2, vs2
; CHECK-BE-NEXT: xvcvuxwdp vs3, v2
; CHECK-BE-NEXT: xxmrglw v2, vs2, vs2
; CHECK-BE-NEXT: stxv vs1, 0(r3)
; CHECK-BE-NEXT: stxv vs0, 16(r3)
; CHECK-BE-NEXT: xvcvuxwdp vs2, v2
; CHECK-BE-NEXT: xxmrghw v2, vs5, vs5
; CHECK-BE-NEXT: xvcvuxwdp vs6, v2
; CHECK-BE-NEXT: xxmrglw v2, vs5, vs5
; CHECK-BE-NEXT: stxv vs3, 32(r3)
; CHECK-BE-NEXT: stxv vs2, 48(r3)
; CHECK-BE-NEXT: xvcvuxwdp vs5, v2
; CHECK-BE-NEXT: xxmrghw v2, vs4, vs4
; CHECK-BE-NEXT: xvcvuxwdp vs7, v2
; CHECK-BE-NEXT: xxmrglw v2, vs4, vs4
; CHECK-BE-NEXT: stxv vs6, 64(r3)
; CHECK-BE-NEXT: stxv vs5, 80(r3)
; CHECK-BE-NEXT: xvcvuxwdp vs4, v2
; CHECK-BE-NEXT: stxv vs7, 96(r3)
; CHECK-BE-NEXT: stxv vs4, 112(r3)
; CHECK-BE-NEXT: blr
entry:
%a = load <16 x i32>, <16 x i32>* %0, align 64
%1 = uitofp <16 x i32> %a to <16 x double>
store <16 x double> %1, <16 x double>* %agg.result, align 128
ret void
}
define <2 x double> @test2elt_signed(i64 %a.coerce) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt_signed:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: mtfprd f0, r3
; CHECK-P8-NEXT: xxswapd v2, vs0
; CHECK-P8-NEXT: xxmrglw v2, v2, v2
; CHECK-P8-NEXT: xvcvsxwdp v2, v2
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test2elt_signed:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: mtfprd f0, r3
; CHECK-P9-NEXT: xxswapd v2, vs0
; CHECK-P9-NEXT: xxmrglw v2, v2, v2
; CHECK-P9-NEXT: xvcvsxwdp v2, v2
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test2elt_signed:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: mtfprd f0, r3
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvsxwdp v2, v2
; CHECK-BE-NEXT: blr
entry:
%0 = bitcast i64 %a.coerce to <2 x i32>
%1 = sitofp <2 x i32> %0 to <2 x double>
ret <2 x double> %1
}
define void @test4elt_signed(<4 x double>* noalias nocapture sret(<4 x double>) %agg.result, <4 x i32> %a) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt_signed:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: xxmrglw v3, v2, v2
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: li r4, 16
; CHECK-P8-NEXT: xvcvsxwdp vs0, v3
; CHECK-P8-NEXT: xvcvsxwdp vs1, v2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: stxvd2x vs0, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test4elt_signed:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: xxmrglw v3, v2, v2
; CHECK-P9-NEXT: xxmrghw v2, v2, v2
; CHECK-P9-NEXT: xvcvsxwdp vs0, v3
; CHECK-P9-NEXT: xvcvsxwdp vs1, v2
; CHECK-P9-NEXT: stxv vs1, 16(r3)
; CHECK-P9-NEXT: stxv vs0, 0(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test4elt_signed:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: xxmrghw v3, v2, v2
; CHECK-BE-NEXT: xxmrglw v2, v2, v2
; CHECK-BE-NEXT: xvcvsxwdp vs0, v3
; CHECK-BE-NEXT: xvcvsxwdp vs1, v2
; CHECK-BE-NEXT: stxv vs1, 16(r3)
; CHECK-BE-NEXT: stxv vs0, 0(r3)
; CHECK-BE-NEXT: blr
entry:
%0 = sitofp <4 x i32> %a to <4 x double>
store <4 x double> %0, <4 x double>* %agg.result, align 32
ret void
}
define void @test8elt_signed(<8 x double>* noalias nocapture sret(<8 x double>) %agg.result, <8 x i32>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test8elt_signed:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: li r5, 16
; CHECK-P8-NEXT: lvx v3, 0, r4
; CHECK-P8-NEXT: li r6, 32
; CHECK-P8-NEXT: lvx v2, r4, r5
; CHECK-P8-NEXT: li r4, 48
; CHECK-P8-NEXT: xxmrglw v5, v3, v3
; CHECK-P8-NEXT: xxmrghw v3, v3, v3
; CHECK-P8-NEXT: xxmrglw v4, v2, v2
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: xvcvsxwdp vs2, v5
; CHECK-P8-NEXT: xvcvsxwdp vs0, v4
; CHECK-P8-NEXT: xvcvsxwdp vs1, v2
; CHECK-P8-NEXT: xvcvsxwdp vs3, v3
; CHECK-P8-NEXT: xxswapd vs2, vs2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: xxswapd vs3, vs3
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: stxvd2x vs0, r3, r6
; CHECK-P8-NEXT: stxvd2x vs3, r3, r5
; CHECK-P8-NEXT: stxvd2x vs2, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test8elt_signed:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: lxv vs1, 0(r4)
; CHECK-P9-NEXT: lxv vs0, 16(r4)
; CHECK-P9-NEXT: xxmrglw v2, vs1, vs1
; CHECK-P9-NEXT: xvcvsxwdp vs2, v2
; CHECK-P9-NEXT: xxmrghw v2, vs1, vs1
; CHECK-P9-NEXT: xvcvsxwdp vs1, v2
; CHECK-P9-NEXT: xxmrglw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvsxwdp vs3, v2
; CHECK-P9-NEXT: xxmrghw v2, vs0, vs0
; CHECK-P9-NEXT: stxv vs2, 0(r3)
; CHECK-P9-NEXT: xvcvsxwdp vs0, v2
; CHECK-P9-NEXT: stxv vs1, 16(r3)
; CHECK-P9-NEXT: stxv vs3, 32(r3)
; CHECK-P9-NEXT: stxv vs0, 48(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test8elt_signed:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: lxv vs1, 0(r4)
; CHECK-BE-NEXT: lxv vs0, 16(r4)
; CHECK-BE-NEXT: xxmrghw v2, vs1, vs1
; CHECK-BE-NEXT: xvcvsxwdp vs2, v2
; CHECK-BE-NEXT: xxmrglw v2, vs1, vs1
; CHECK-BE-NEXT: xvcvsxwdp vs1, v2
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvsxwdp vs3, v2
; CHECK-BE-NEXT: xxmrglw v2, vs0, vs0
; CHECK-BE-NEXT: stxv vs2, 0(r3)
; CHECK-BE-NEXT: xvcvsxwdp vs0, v2
; CHECK-BE-NEXT: stxv vs1, 16(r3)
; CHECK-BE-NEXT: stxv vs3, 32(r3)
; CHECK-BE-NEXT: stxv vs0, 48(r3)
; CHECK-BE-NEXT: blr
entry:
%a = load <8 x i32>, <8 x i32>* %0, align 32
%1 = sitofp <8 x i32> %a to <8 x double>
store <8 x double> %1, <8 x double>* %agg.result, align 64
ret void
}
define void @test16elt_signed(<16 x double>* noalias nocapture sret(<16 x double>) %agg.result, <16 x i32>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test16elt_signed:
; CHECK-P8: # %bb.0: # %entry
; CHECK-P8-NEXT: li r5, 16
; CHECK-P8-NEXT: li r6, 48
; CHECK-P8-NEXT: li r7, 32
; CHECK-P8-NEXT: li r8, 64
; CHECK-P8-NEXT: lvx v2, r4, r5
; CHECK-P8-NEXT: lvx v3, r4, r6
; CHECK-P8-NEXT: lvx v0, r4, r7
; CHECK-P8-NEXT: xxmrglw v4, v2, v2
; CHECK-P8-NEXT: xxmrghw v5, v3, v3
; CHECK-P8-NEXT: xxmrghw v2, v2, v2
; CHECK-P8-NEXT: xxmrglw v3, v3, v3
; CHECK-P8-NEXT: xvcvsxwdp vs0, v4
; CHECK-P8-NEXT: lvx v4, 0, r4
; CHECK-P8-NEXT: li r4, 112
; CHECK-P8-NEXT: xvcvsxwdp vs1, v5
; CHECK-P8-NEXT: xxmrghw v5, v0, v0
; CHECK-P8-NEXT: xxmrglw v0, v0, v0
; CHECK-P8-NEXT: xvcvsxwdp vs2, v2
; CHECK-P8-NEXT: xxmrglw v2, v4, v4
; CHECK-P8-NEXT: xvcvsxwdp vs3, v3
; CHECK-P8-NEXT: xxmrghw v3, v4, v4
; CHECK-P8-NEXT: xvcvsxwdp vs4, v5
; CHECK-P8-NEXT: xvcvsxwdp vs5, v0
; CHECK-P8-NEXT: xvcvsxwdp vs6, v2
; CHECK-P8-NEXT: xxswapd vs0, vs0
; CHECK-P8-NEXT: xvcvsxwdp vs7, v3
; CHECK-P8-NEXT: xxswapd vs1, vs1
; CHECK-P8-NEXT: xxswapd vs2, vs2
; CHECK-P8-NEXT: xxswapd vs3, vs3
; CHECK-P8-NEXT: stxvd2x vs1, r3, r4
; CHECK-P8-NEXT: li r4, 96
; CHECK-P8-NEXT: xxswapd vs4, vs4
; CHECK-P8-NEXT: xxswapd vs1, vs5
; CHECK-P8-NEXT: stxvd2x vs3, r3, r4
; CHECK-P8-NEXT: xxswapd vs5, vs6
; CHECK-P8-NEXT: li r4, 80
; CHECK-P8-NEXT: xxswapd vs3, vs7
; CHECK-P8-NEXT: stxvd2x vs4, r3, r4
; CHECK-P8-NEXT: stxvd2x vs1, r3, r8
; CHECK-P8-NEXT: stxvd2x vs2, r3, r6
; CHECK-P8-NEXT: stxvd2x vs0, r3, r7
; CHECK-P8-NEXT: stxvd2x vs3, r3, r5
; CHECK-P8-NEXT: stxvd2x vs5, 0, r3
; CHECK-P8-NEXT: blr
;
; CHECK-P9-LABEL: test16elt_signed:
; CHECK-P9: # %bb.0: # %entry
; CHECK-P9-NEXT: lxv vs0, 0(r4)
; CHECK-P9-NEXT: lxv vs2, 16(r4)
; CHECK-P9-NEXT: lxv vs5, 32(r4)
; CHECK-P9-NEXT: lxv vs4, 48(r4)
; CHECK-P9-NEXT: xxmrglw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvsxwdp vs1, v2
; CHECK-P9-NEXT: xxmrghw v2, vs0, vs0
; CHECK-P9-NEXT: xvcvsxwdp vs0, v2
; CHECK-P9-NEXT: xxmrglw v2, vs2, vs2
; CHECK-P9-NEXT: xvcvsxwdp vs3, v2
; CHECK-P9-NEXT: xxmrghw v2, vs2, vs2
; CHECK-P9-NEXT: stxv vs1, 0(r3)
; CHECK-P9-NEXT: stxv vs0, 16(r3)
; CHECK-P9-NEXT: xvcvsxwdp vs2, v2
; CHECK-P9-NEXT: xxmrglw v2, vs5, vs5
; CHECK-P9-NEXT: xvcvsxwdp vs6, v2
; CHECK-P9-NEXT: xxmrghw v2, vs5, vs5
; CHECK-P9-NEXT: stxv vs3, 32(r3)
; CHECK-P9-NEXT: stxv vs2, 48(r3)
; CHECK-P9-NEXT: xvcvsxwdp vs5, v2
; CHECK-P9-NEXT: xxmrglw v2, vs4, vs4
; CHECK-P9-NEXT: xvcvsxwdp vs7, v2
; CHECK-P9-NEXT: xxmrghw v2, vs4, vs4
; CHECK-P9-NEXT: stxv vs6, 64(r3)
; CHECK-P9-NEXT: stxv vs5, 80(r3)
; CHECK-P9-NEXT: xvcvsxwdp vs4, v2
; CHECK-P9-NEXT: stxv vs7, 96(r3)
; CHECK-P9-NEXT: stxv vs4, 112(r3)
; CHECK-P9-NEXT: blr
;
; CHECK-BE-LABEL: test16elt_signed:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: lxv vs0, 0(r4)
; CHECK-BE-NEXT: lxv vs2, 16(r4)
; CHECK-BE-NEXT: lxv vs5, 32(r4)
; CHECK-BE-NEXT: lxv vs4, 48(r4)
; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvsxwdp vs1, v2
; CHECK-BE-NEXT: xxmrglw v2, vs0, vs0
; CHECK-BE-NEXT: xvcvsxwdp vs0, v2
; CHECK-BE-NEXT: xxmrghw v2, vs2, vs2
; CHECK-BE-NEXT: xvcvsxwdp vs3, v2
; CHECK-BE-NEXT: xxmrglw v2, vs2, vs2
; CHECK-BE-NEXT: stxv vs1, 0(r3)
; CHECK-BE-NEXT: stxv vs0, 16(r3)
; CHECK-BE-NEXT: xvcvsxwdp vs2, v2
; CHECK-BE-NEXT: xxmrghw v2, vs5, vs5
; CHECK-BE-NEXT: xvcvsxwdp vs6, v2
; CHECK-BE-NEXT: xxmrglw v2, vs5, vs5
; CHECK-BE-NEXT: stxv vs3, 32(r3)
; CHECK-BE-NEXT: stxv vs2, 48(r3)
; CHECK-BE-NEXT: xvcvsxwdp vs5, v2
; CHECK-BE-NEXT: xxmrghw v2, vs4, vs4
; CHECK-BE-NEXT: xvcvsxwdp vs7, v2
; CHECK-BE-NEXT: xxmrglw v2, vs4, vs4
; CHECK-BE-NEXT: stxv vs6, 64(r3)
; CHECK-BE-NEXT: stxv vs5, 80(r3)
; CHECK-BE-NEXT: xvcvsxwdp vs4, v2
; CHECK-BE-NEXT: stxv vs7, 96(r3)
; CHECK-BE-NEXT: stxv vs4, 112(r3)
; CHECK-BE-NEXT: blr
entry:
%a = load <16 x i32>, <16 x i32>* %0, align 64
%1 = sitofp <16 x i32> %a to <16 x double>
store <16 x double> %1, <16 x double>* %agg.result, align 128
ret void
}
|
