1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefix=RV32I %s
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefix=RV64I %s
; InstCombine canonicalizes (c ? x | y : x) to (x | (c ? y : 0)) similar for
; other binary operations using their identity value as the constant.
; We can reverse this for and/or/xor. Allowing us to pull the binop into
; the basic block we create when we expand select.
define signext i32 @and_select_all_ones_i32(i1 zeroext %c, i32 signext %x, i32 %y) {
; RV32I-LABEL: and_select_all_ones_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: beqz a0, .LBB0_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: and a2, a2, a1
; RV32I-NEXT: .LBB0_2:
; RV32I-NEXT: mv a0, a2
; RV32I-NEXT: ret
;
; RV64I-LABEL: and_select_all_ones_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: beqz a0, .LBB0_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: and a2, a2, a1
; RV64I-NEXT: .LBB0_2:
; RV64I-NEXT: sext.w a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i32 %x, i32 -1
%b = and i32 %a, %y
ret i32 %b
}
define i64 @and_select_all_ones_i64(i1 zeroext %c, i64 %x, i64 %y) {
; RV32I-LABEL: and_select_all_ones_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: bnez a0, .LBB1_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: and a3, a3, a1
; RV32I-NEXT: and a4, a4, a2
; RV32I-NEXT: .LBB1_2:
; RV32I-NEXT: mv a0, a3
; RV32I-NEXT: mv a1, a4
; RV32I-NEXT: ret
;
; RV64I-LABEL: and_select_all_ones_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: bnez a0, .LBB1_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: and a2, a2, a1
; RV64I-NEXT: .LBB1_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i64 -1, i64 %x
%b = and i64 %y, %a
ret i64 %b
}
define signext i32 @or_select_all_zeros_i32(i1 zeroext %c, i32 signext %x, i32 signext %y) {
; RV32I-LABEL: or_select_all_zeros_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: beqz a0, .LBB2_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: or a2, a2, a1
; RV32I-NEXT: .LBB2_2:
; RV32I-NEXT: mv a0, a2
; RV32I-NEXT: ret
;
; RV64I-LABEL: or_select_all_zeros_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: beqz a0, .LBB2_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: or a2, a2, a1
; RV64I-NEXT: .LBB2_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i32 %x, i32 0
%b = or i32 %y, %a
ret i32 %b
}
define i64 @or_select_all_zeros_i64(i1 zeroext %c, i64 %x, i64 %y) {
; RV32I-LABEL: or_select_all_zeros_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: bnez a0, .LBB3_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: or a3, a3, a1
; RV32I-NEXT: or a4, a4, a2
; RV32I-NEXT: .LBB3_2:
; RV32I-NEXT: mv a0, a3
; RV32I-NEXT: mv a1, a4
; RV32I-NEXT: ret
;
; RV64I-LABEL: or_select_all_zeros_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: bnez a0, .LBB3_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: or a2, a2, a1
; RV64I-NEXT: .LBB3_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i64 0, i64 %x
%b = or i64 %a, %y
ret i64 %b
}
define signext i32 @xor_select_all_zeros_i32(i1 zeroext %c, i32 signext %x, i32 signext %y) {
; RV32I-LABEL: xor_select_all_zeros_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: bnez a0, .LBB4_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: xor a2, a2, a1
; RV32I-NEXT: .LBB4_2:
; RV32I-NEXT: mv a0, a2
; RV32I-NEXT: ret
;
; RV64I-LABEL: xor_select_all_zeros_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: bnez a0, .LBB4_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: xor a2, a2, a1
; RV64I-NEXT: .LBB4_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i32 0, i32 %x
%b = xor i32 %y, %a
ret i32 %b
}
define i64 @xor_select_all_zeros_i64(i1 zeroext %c, i64 %x, i64 %y) {
; RV32I-LABEL: xor_select_all_zeros_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: beqz a0, .LBB5_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: xor a3, a3, a1
; RV32I-NEXT: xor a4, a4, a2
; RV32I-NEXT: .LBB5_2:
; RV32I-NEXT: mv a0, a3
; RV32I-NEXT: mv a1, a4
; RV32I-NEXT: ret
;
; RV64I-LABEL: xor_select_all_zeros_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: beqz a0, .LBB5_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: xor a2, a2, a1
; RV64I-NEXT: .LBB5_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i64 %x, i64 0
%b = xor i64 %a, %y
ret i64 %b
}
define signext i32 @add_select_all_zeros_i32(i1 zeroext %c, i32 signext %x, i32 signext %y) {
; RV32I-LABEL: add_select_all_zeros_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: bnez a0, .LBB6_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: add a2, a2, a1
; RV32I-NEXT: .LBB6_2:
; RV32I-NEXT: mv a0, a2
; RV32I-NEXT: ret
;
; RV64I-LABEL: add_select_all_zeros_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: bnez a0, .LBB6_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: addw a2, a2, a1
; RV64I-NEXT: .LBB6_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i32 0, i32 %x
%b = add i32 %y, %a
ret i32 %b
}
define i64 @add_select_all_zeros_i64(i1 zeroext %c, i64 %x, i64 %y) {
; RV32I-LABEL: add_select_all_zeros_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: beqz a0, .LBB7_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: add a0, a4, a2
; RV32I-NEXT: add a1, a3, a1
; RV32I-NEXT: sltu a2, a1, a3
; RV32I-NEXT: add a4, a0, a2
; RV32I-NEXT: mv a3, a1
; RV32I-NEXT: .LBB7_2:
; RV32I-NEXT: mv a0, a3
; RV32I-NEXT: mv a1, a4
; RV32I-NEXT: ret
;
; RV64I-LABEL: add_select_all_zeros_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: beqz a0, .LBB7_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: add a2, a2, a1
; RV64I-NEXT: .LBB7_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i64 %x, i64 0
%b = add i64 %a, %y
ret i64 %b
}
define signext i32 @sub_select_all_zeros_i32(i1 zeroext %c, i32 signext %x, i32 signext %y) {
; RV32I-LABEL: sub_select_all_zeros_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: bnez a0, .LBB8_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: sub a2, a2, a1
; RV32I-NEXT: .LBB8_2:
; RV32I-NEXT: mv a0, a2
; RV32I-NEXT: ret
;
; RV64I-LABEL: sub_select_all_zeros_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: bnez a0, .LBB8_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: subw a2, a2, a1
; RV64I-NEXT: .LBB8_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i32 0, i32 %x
%b = sub i32 %y, %a
ret i32 %b
}
define i64 @sub_select_all_zeros_i64(i1 zeroext %c, i64 %x, i64 %y) {
; RV32I-LABEL: sub_select_all_zeros_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: beqz a0, .LBB9_2
; RV32I-NEXT: # %bb.1:
; RV32I-NEXT: sltu a0, a3, a1
; RV32I-NEXT: sub a2, a4, a2
; RV32I-NEXT: sub a4, a2, a0
; RV32I-NEXT: sub a3, a3, a1
; RV32I-NEXT: .LBB9_2:
; RV32I-NEXT: mv a0, a3
; RV32I-NEXT: mv a1, a4
; RV32I-NEXT: ret
;
; RV64I-LABEL: sub_select_all_zeros_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: beqz a0, .LBB9_2
; RV64I-NEXT: # %bb.1:
; RV64I-NEXT: sub a2, a2, a1
; RV64I-NEXT: .LBB9_2:
; RV64I-NEXT: mv a0, a2
; RV64I-NEXT: ret
%a = select i1 %c, i64 %x, i64 0
%b = sub i64 %y, %a
ret i64 %b
}
|
