1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
; Test 32-bit GPR accesses to a PC-relative location.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
@gsrc16 = dso_local global i16 1
@gsrc32 = dso_local global i32 1
@gdst16 = dso_local global i16 2
@gdst32 = dso_local global i32 2
@gsrc16u = dso_local global i16 1, align 1, section "foo"
@gsrc32u = dso_local global i32 1, align 2, section "foo"
@gdst16u = dso_local global i16 2, align 1, section "foo"
@gdst32u = dso_local global i32 2, align 2, section "foo"
@garray8 = dso_local global [2 x i8] [i8 100, i8 101]
@garray16 = dso_local global [2 x i16] [i16 102, i16 103]
; Check sign-extending loads from i16.
define dso_local i32 @f1() {
; CHECK-LABEL: f1:
; CHECK: lhrl %r2, gsrc16
; CHECK: br %r14
%val = load i16, i16 *@gsrc16
%ext = sext i16 %val to i32
ret i32 %ext
}
; Check zero-extending loads from i16.
define dso_local i32 @f2() {
; CHECK-LABEL: f2:
; CHECK: llhrl %r2, gsrc16
; CHECK: br %r14
%val = load i16, i16 *@gsrc16
%ext = zext i16 %val to i32
ret i32 %ext
}
; Check truncating 16-bit stores.
define dso_local void @f3(i32 %val) {
; CHECK-LABEL: f3:
; CHECK: sthrl %r2, gdst16
; CHECK: br %r14
%half = trunc i32 %val to i16
store i16 %half, i16 *@gdst16
ret void
}
; Check plain loads and stores.
define dso_local void @f4() {
; CHECK-LABEL: f4:
; CHECK: lrl %r0, gsrc32
; CHECK: strl %r0, gdst32
; CHECK: br %r14
%val = load i32, i32 *@gsrc32
store i32 %val, i32 *@gdst32
ret void
}
; Repeat f1 with an unaligned variable.
define dso_local i32 @f5() {
; CHECK-LABEL: f5:
; CHECK: lgrl [[REG:%r[0-5]]], gsrc16u
; CHECK: lh %r2, 0([[REG]])
; CHECK: br %r14
%val = load i16, i16 *@gsrc16u, align 1
%ext = sext i16 %val to i32
ret i32 %ext
}
; Repeat f2 with an unaligned variable.
define dso_local i32 @f6() {
; CHECK-LABEL: f6:
; CHECK: lgrl [[REG:%r[0-5]]], gsrc16u
; CHECK: llh %r2, 0([[REG]])
; CHECK: br %r14
%val = load i16, i16 *@gsrc16u, align 1
%ext = zext i16 %val to i32
ret i32 %ext
}
; Repeat f3 with an unaligned variable.
define dso_local void @f7(i32 %val) {
; CHECK-LABEL: f7:
; CHECK: lgrl [[REG:%r[0-5]]], gdst16u
; CHECK: sth %r2, 0([[REG]])
; CHECK: br %r14
%half = trunc i32 %val to i16
store i16 %half, i16 *@gdst16u, align 1
ret void
}
; Repeat f4 with unaligned variables.
define dso_local void @f8() {
; CHECK-LABEL: f8:
; CHECK: larl [[REG:%r[0-5]]], gsrc32u
; CHECK: l [[VAL:%r[0-5]]], 0([[REG]])
; CHECK: larl [[REG:%r[0-5]]], gdst32u
; CHECK: st [[VAL]], 0([[REG]])
; CHECK: br %r14
%val = load i32, i32 *@gsrc32u, align 2
store i32 %val, i32 *@gdst32u, align 2
ret void
}
; Test a case where we want to use one LARL for accesses to two different
; parts of a variable.
define dso_local void @f9() {
; CHECK-LABEL: f9:
; CHECK: larl [[REG:%r[0-5]]], garray8
; CHECK: llc [[VAL:%r[0-5]]], 0([[REG]])
; CHECK: srl [[VAL]], 1
; CHECK: stc [[VAL]], 1([[REG]])
; CHECK: br %r14
%ptr1 = getelementptr [2 x i8], [2 x i8] *@garray8, i64 0, i64 0
%ptr2 = getelementptr [2 x i8], [2 x i8] *@garray8, i64 0, i64 1
%val = load i8, i8 *%ptr1
%shr = lshr i8 %val, 1
store i8 %shr, i8 *%ptr2
ret void
}
; Test a case where we want to use separate relative-long addresses for
; two different parts of a variable.
define dso_local void @f10() {
; CHECK-LABEL: f10:
; CHECK: llhrl [[VAL:%r[0-5]]], garray16
; CHECK: srl [[VAL]], 1
; CHECK: sthrl [[VAL]], garray16+2
; CHECK: br %r14
%ptr1 = getelementptr [2 x i16], [2 x i16] *@garray16, i64 0, i64 0
%ptr2 = getelementptr [2 x i16], [2 x i16] *@garray16, i64 0, i64 1
%val = load i16, i16 *%ptr1
%shr = lshr i16 %val, 1
store i16 %shr, i16 *%ptr2
ret void
}
|
