1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; Test removal of AND operations that don't affect last 6 bits of shift amount
; operand.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s
; Test that AND is not removed when some lower 6 bits are not set.
define i32 @f1(i32 %a, i32 %sh) {
; CHECK-LABEL: f1:
; CHECK: # %bb.0:
; CHECK-NEXT: nill %r3, 31
; CHECK-NEXT: sll %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 31
%shift = shl i32 %a, %and
ret i32 %shift
}
; Test removal of AND mask with only bottom 6 bits set.
define i32 @f2(i32 %a, i32 %sh) {
; CHECK-LABEL: f2:
; CHECK: # %bb.0:
; CHECK-NEXT: sll %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 63
%shift = shl i32 %a, %and
ret i32 %shift
}
; Test removal of AND mask including but not limited to bottom 6 bits.
define i32 @f3(i32 %a, i32 %sh) {
; CHECK-LABEL: f3:
; CHECK: # %bb.0:
; CHECK-NEXT: sll %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 255
%shift = shl i32 %a, %and
ret i32 %shift
}
; Test removal of AND mask from SRA.
define i32 @f4(i32 %a, i32 %sh) {
; CHECK-LABEL: f4:
; CHECK: # %bb.0:
; CHECK-NEXT: sra %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 63
%shift = ashr i32 %a, %and
ret i32 %shift
}
; Test removal of AND mask from SRL.
define i32 @f5(i32 %a, i32 %sh) {
; CHECK-LABEL: f5:
; CHECK: # %bb.0:
; CHECK-NEXT: srl %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 63
%shift = lshr i32 %a, %and
ret i32 %shift
}
; Test removal of AND mask from SLLG.
define i64 @f6(i64 %a, i64 %sh) {
; CHECK-LABEL: f6:
; CHECK: # %bb.0:
; CHECK-NEXT: sllg %r2, %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i64 %sh, 63
%shift = shl i64 %a, %and
ret i64 %shift
}
; Test removal of AND mask from SRAG.
define i64 @f7(i64 %a, i64 %sh) {
; CHECK-LABEL: f7:
; CHECK: # %bb.0:
; CHECK-NEXT: srag %r2, %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i64 %sh, 63
%shift = ashr i64 %a, %and
ret i64 %shift
}
; Test removal of AND mask from SRLG.
define i64 @f8(i64 %a, i64 %sh) {
; CHECK-LABEL: f8:
; CHECK: # %bb.0:
; CHECK-NEXT: srlg %r2, %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i64 %sh, 63
%shift = lshr i64 %a, %and
ret i64 %shift
}
; Test that AND with two register operands is not affected.
define i32 @f9(i32 %a, i32 %b, i32 %sh) {
; CHECK-LABEL: f9:
; CHECK: # %bb.0:
; CHECK-NEXT: nr %r3, %r4
; CHECK-NEXT: sll %r2, 0(%r3)
; CHECK-NEXT: br %r14
%and = and i32 %sh, %b
%shift = shl i32 %a, %and
ret i32 %shift
}
; Test that AND is not entirely removed if the result is reused.
define i32 @f10(i32 %a, i32 %sh) {
; CHECK-LABEL: f10:
; CHECK: # %bb.0:
; CHECK-NEXT: sll %r2, 0(%r3)
; CHECK-NEXT: nilf %r3, 63
; CHECK-NEXT: ar %r2, %r3
; CHECK-NEXT: br %r14
%and = and i32 %sh, 63
%shift = shl i32 %a, %and
%reuse = add i32 %and, %shift
ret i32 %reuse
}
define i128 @f11(i128 %a, i32 %sh) {
; CHECK-LABEL: f11:
; CHECK: # %bb.0:
; CHECK-NEXT: stmg %r14, %r15, 112(%r15)
; CHECK-NEXT: .cfi_offset %r14, -48
; CHECK-NEXT: .cfi_offset %r15, -40
; CHECK-NEXT: lg %r0, 8(%r3)
; CHECK-NEXT: lg %r1, 0(%r3)
; CHECK-NEXT: risblg %r3, %r4, 25, 159, 0
; CHECK-NEXT: lcr %r14, %r3
; CHECK-NEXT: sllg %r5, %r1, 0(%r4)
; CHECK-NEXT: srlg %r14, %r0, 0(%r14)
; CHECK-NEXT: ogr %r5, %r14
; CHECK-NEXT: sllg %r3, %r0, -64(%r3)
; CHECK-NEXT: tmll %r4, 127
; CHECK-NEXT: locgrle %r3, %r5
; CHECK-NEXT: sllg %r0, %r0, 0(%r4)
; CHECK-NEXT: locgre %r3, %r1
; CHECK-NEXT: locghinle %r0, 0
; CHECK-NEXT: stg %r0, 8(%r2)
; CHECK-NEXT: stg %r3, 0(%r2)
; CHECK-NEXT: lmg %r14, %r15, 112(%r15)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 127
%ext = zext i32 %and to i128
%shift = shl i128 %a, %ext
ret i128 %shift
}
define i128 @f12(i128 %a, i32 %sh) {
; CHECK-LABEL: f12:
; CHECK: # %bb.0:
; CHECK-NEXT: stmg %r14, %r15, 112(%r15)
; CHECK-NEXT: .cfi_offset %r14, -48
; CHECK-NEXT: .cfi_offset %r15, -40
; CHECK-NEXT: lg %r0, 0(%r3)
; CHECK-NEXT: lg %r1, 8(%r3)
; CHECK-NEXT: risblg %r3, %r4, 25, 159, 0
; CHECK-NEXT: lcr %r14, %r3
; CHECK-NEXT: srlg %r5, %r1, 0(%r4)
; CHECK-NEXT: sllg %r14, %r0, 0(%r14)
; CHECK-NEXT: ogr %r5, %r14
; CHECK-NEXT: srlg %r3, %r0, -64(%r3)
; CHECK-NEXT: tmll %r4, 127
; CHECK-NEXT: locgrle %r3, %r5
; CHECK-NEXT: srlg %r0, %r0, 0(%r4)
; CHECK-NEXT: locgre %r3, %r1
; CHECK-NEXT: locghinle %r0, 0
; CHECK-NEXT: stg %r0, 0(%r2)
; CHECK-NEXT: stg %r3, 8(%r2)
; CHECK-NEXT: lmg %r14, %r15, 112(%r15)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 127
%ext = zext i32 %and to i128
%shift = lshr i128 %a, %ext
ret i128 %shift
}
define i128 @f13(i128 %a, i32 %sh) {
; CHECK-LABEL: f13:
; CHECK: # %bb.0:
; CHECK-NEXT: stmg %r14, %r15, 112(%r15)
; CHECK-NEXT: .cfi_offset %r14, -48
; CHECK-NEXT: .cfi_offset %r15, -40
; CHECK-NEXT: lg %r0, 0(%r3)
; CHECK-NEXT: lg %r1, 8(%r3)
; CHECK-NEXT: risblg %r3, %r4, 25, 159, 0
; CHECK-NEXT: lcr %r14, %r3
; CHECK-NEXT: srlg %r5, %r1, 0(%r4)
; CHECK-NEXT: sllg %r14, %r0, 0(%r14)
; CHECK-NEXT: ogr %r5, %r14
; CHECK-NEXT: srag %r14, %r0, 0(%r4)
; CHECK-NEXT: srag %r3, %r0, -64(%r3)
; CHECK-NEXT: srag %r0, %r0, 63
; CHECK-NEXT: tmll %r4, 127
; CHECK-NEXT: locgrle %r3, %r5
; CHECK-NEXT: locgre %r3, %r1
; CHECK-NEXT: locgrle %r0, %r14
; CHECK-NEXT: stg %r0, 0(%r2)
; CHECK-NEXT: stg %r3, 8(%r2)
; CHECK-NEXT: lmg %r14, %r15, 112(%r15)
; CHECK-NEXT: br %r14
%and = and i32 %sh, 127
%ext = zext i32 %and to i128
%shift = ashr i128 %a, %ext
ret i128 %shift
}
|
