1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311
|
# RUN: llc -verify-machineinstrs -run-pass arm-cp-islands %s -o - | FileCheck %s
--- |
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "thumbv8.1m.main-arm-unknown-eabi"
; Tests adjustments to jump tables, made by the ARM Constant Islands pass
; int g(int), h(int);
; void g0(int), g1(int), g2(int);
; void h0(int), h1(int), h2(int);
;
; void f(int x) {
; for (;;) {
; up:
; x = g(x);
; switch (x) {
; case 0:
; g0(x);
; break;
; case 1:
; g1(x);
; break;
; case 2:
; g2(x);
; break;
; case 3:
; break;
; case 4:
; for (;;) {
; x = h(x);
; switch (x) {
; case 0:
; h0(x);
; break;
; case 1:
; h1(x);
; break;
; case 2:
; h2(x);
; break;
; case 3:
; goto up;
; case 4:
; return;
; }
; }
; }
; }
; }
define hidden void @f(i32 %x) local_unnamed_addr #0 {
entry:
br label %up
up: ; preds = %up, %sw.bb, %sw.bb1, %sw.bb2, %up.backedge.loopexit, %entry
%x.addr.1 = phi i32 [ %x, %entry ], [ %call, %up ], [ %call, %sw.bb2 ], [ %call, %sw.bb1 ], [ %call, %sw.bb ], [ %call5, %up.backedge.loopexit ]
%call = tail call i32 @g(i32 %x.addr.1)
switch i32 %call, label %up [
i32 0, label %sw.bb
i32 1, label %sw.bb1
i32 2, label %sw.bb2
i32 4, label %for.cond4.preheader
]
for.cond4.preheader: ; preds = %up
br label %for.cond4
up.backedge.loopexit: ; preds = %for.cond4
br label %up
sw.bb: ; preds = %up
tail call void @g0(i32 0)
br label %up
sw.bb1: ; preds = %up
tail call void @g1(i32 1)
br label %up
sw.bb2: ; preds = %up
tail call void @g2(i32 2)
br label %up
for.cond4: ; preds = %for.cond4, %sw.bb6, %sw.bb7, %sw.bb8, %for.cond4.preheader
%x.addr.2 = phi i32 [ %call, %for.cond4.preheader ], [ %call5, %sw.bb8 ], [ %call5, %sw.bb7 ], [ %call5, %sw.bb6 ], [ %call5, %for.cond4 ]
%call5 = tail call i32 @h(i32 %x.addr.2)
switch i32 %call5, label %for.cond4 [
i32 0, label %sw.bb6
i32 1, label %sw.bb7
i32 2, label %sw.bb8
i32 3, label %up.backedge.loopexit
i32 4, label %sw.bb10
]
sw.bb6: ; preds = %for.cond4
tail call void @h0(i32 0)
br label %for.cond4
sw.bb7: ; preds = %for.cond4
tail call void @h1(i32 1)
br label %for.cond4
sw.bb8: ; preds = %for.cond4
tail call void @h2(i32 2)
br label %for.cond4
sw.bb10: ; preds = %for.cond4
ret void
}
declare dso_local i32 @g(i32)
declare dso_local void @g0(i32)
declare dso_local void @g1(i32)
declare dso_local void @g2(i32)
declare dso_local i32 @h(i32)
declare dso_local void @h0(i32)
declare dso_local void @h1(i32)
declare dso_local void @h2(i32)
attributes #0 = { nounwind "disable-tail-calls"="false" "frame-pointer"="none" "no-jump-tables"="false" "target-cpu"="generic" "target-features"="+armv8.1-m.main,+fp-armv8d16sp,+fp16,+fullfp16,+hwdiv,+lob,+ras,+thumb-mode,+vfp2sp,+vfp3d16sp,+vfp4d16sp" }
!llvm.module.flags = !{!0}
!0 = !{i32 1, !"branch-target-enforcement", i32 1}
...
---
name: f
alignment: 4
exposesReturnsTwice: false
legalized: false
regBankSelected: false
selected: false
failedISel: false
tracksRegLiveness: true
hasWinCFI: false
registers: []
liveins:
- { reg: '$r0', virtual-reg: '' }
frameInfo:
isFrameAddressTaken: false
isReturnAddressTaken: false
hasStackMap: false
hasPatchPoint: false
stackSize: 8
offsetAdjustment: 0
maxAlignment: 4
adjustsStack: true
hasCalls: true
stackProtector: ''
maxCallFrameSize: 0
cvBytesOfCalleeSavedRegisters: 0
hasOpaqueSPAdjustment: false
hasVAStart: false
hasMustTailInVarArgFunc: false
localFrameSize: 0
savePoint: ''
restorePoint: ''
fixedStack: []
stack:
- { id: 0, name: '', type: spill-slot, offset: -4, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$lr', callee-saved-restored: false,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 1, name: '', type: spill-slot, offset: -8, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$r4', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
callSites: []
debugValueSubstitutions: []
constants: []
machineFunctionInfo: {}
jumpTable:
kind: inline
entries:
- id: 0
blocks: [ '%bb.3', '%bb.4', '%bb.5', '%bb.1', '%bb.7' ]
- id: 1
blocks: [ '%bb.6', '%bb.9', '%bb.10', '%bb.1', '%bb.11' ]
# %bb.4 and %bb.10 redirect to %bb1, the rest are just renumbered
# CHECK-LABEL: jumpTable:
# CHECK-NEXT: kind: inline
# CHECK-NEXT: entries:
# CHECK-NEXT: - id: 0
# CHECK-NEXT: blocks: [ '%bb.6', '%bb.14', '%bb.5', '%bb.4', '%bb.7' ]
# CHECK-NEXT: - id: 1
# CHECK-NEXT: blocks: [ '%bb.11', '%bb.12', '%bb.13', '%bb.10', '%bb.15' ]
# %bb.1 loses the BTI
# CHECK-LABEL: bb.1.up (align 4):
# CHECK-NOT: t2BTI
# CHECK-LABEL: bb.2.up:
# CHECK-LABEL: bb.4.up:
# CHECK: t2BTI
# CHECK: tB %bb.1
# CHECK-LABEL: bb.10.for.cond4:
# CHECK: t2BTI
# CHECK: tB %bb.1
body: |
bb.0.entry:
successors: %bb.1(0x80000000)
liveins: $r0, $r4, $lr
t2BTI
frame-setup tPUSH 14 /* CC::al */, $noreg, killed $r4, killed $lr, implicit-def $sp, implicit $sp
frame-setup CFI_INSTRUCTION def_cfa_offset 8
frame-setup CFI_INSTRUCTION offset $lr, -4
frame-setup CFI_INSTRUCTION offset $r4, -8
$r4 = tMOVr killed $r0, 14 /* CC::al */, $noreg
t2B %bb.1, 14 /* CC::al */, $noreg
bb.5.sw.bb2:
successors: %bb.1(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 2, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @g2, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
bb.1.up (align 4):
successors: %bb.1(0x20000000), %bb.2(0x60000000)
liveins: $r4
t2BTI
$r0 = tMOVr killed $r4, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @g, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp, implicit-def $r0
$r4 = tMOVr $r0, 14 /* CC::al */, $noreg
tCMPi8 killed $r0, 4, 14 /* CC::al */, $noreg, implicit-def $cpsr
t2Bcc %bb.1, 8 /* CC::hi */, killed $cpsr
bb.2.up:
successors: %bb.3(0x15555555), %bb.4(0x15555555), %bb.5(0x15555555), %bb.1(0x2aaaaaab), %bb.7(0x15555555)
liveins: $r4
renamable $r0 = t2LEApcrelJT %jump-table.0, 14 /* CC::al */, $noreg
renamable $r0 = t2ADDrs killed renamable $r0, renamable $r4, 18, 14 /* CC::al */, $noreg, $noreg
t2BR_JT killed renamable $r0, renamable $r4, %jump-table.0
bb.3.sw.bb:
successors: %bb.1(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @g0, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
t2B %bb.1, 14 /* CC::al */, $noreg
bb.6.sw.bb6:
successors: %bb.7(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @h0, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
bb.7.for.cond4 (align 4):
successors: %bb.7(0x3efbefc0), %bb.8(0x41041040)
liveins: $r4
t2BTI
$r0 = tMOVr killed $r4, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @h, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp, implicit-def $r0
$r4 = tMOVr $r0, 14 /* CC::al */, $noreg
tCMPi8 killed $r0, 4, 14 /* CC::al */, $noreg, implicit-def $cpsr
t2Bcc %bb.7, 8 /* CC::hi */, killed $cpsr
bb.8.for.cond4:
successors: %bb.6(0x29555555), %bb.9(0x29555555), %bb.10(0x29555555), %bb.1(0x02000000), %bb.11(0x02000000)
liveins: $r4
renamable $r0 = t2LEApcrelJT %jump-table.1, 14 /* CC::al */, $noreg
renamable $r0 = t2ADDrs killed renamable $r0, renamable $r4, 18, 14 /* CC::al */, $noreg, $noreg
t2BR_JT killed renamable $r0, renamable $r4, %jump-table.1
bb.9.sw.bb7:
successors: %bb.7(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 1, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @h1, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
t2B %bb.7, 14 /* CC::al */, $noreg
bb.10.sw.bb8:
successors: %bb.7(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 2, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @h2, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
t2B %bb.7, 14 /* CC::al */, $noreg
bb.4.sw.bb1:
successors: %bb.1(0x80000000)
liveins: $r4
t2BTI
$r0, dead $cpsr = tMOVi8 1, 14 /* CC::al */, $noreg
tBL 14 /* CC::al */, $noreg, @g1, csr_aapcs, implicit-def dead $lr, implicit $sp, implicit killed $r0, implicit-def $sp
t2B %bb.1, 14 /* CC::al */, $noreg
bb.11.sw.bb10:
t2BTI
frame-destroy tPOP_RET 14 /* CC::al */, $noreg, def $r4, def $pc
...
|